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experimental areas, are still being evaluated.
muon detectors, due to the enormous flux of low—energy photons and neutrons in the
backgrounds for the muon nigger. The implications of the high rate of "random" hits in the
We are actively working on simulation studies to evaluate the physics requirements and the
with LHC performance.
to develop a second prototype based on custom programmable coincidence-array circuits
based on coincidence manices made from expensive commercial GaAs products. We hope
preparation for tests with RD5 later this year using large—area RPCs. The initial prototype is
Chamber (RPC) detectors and a first demonstrator system is under construction in
A detailed design study has been performed for a muon trigger based on Resistive Plate
beam measurements.
Where comparison is possible, our predictions have been found to agree well with our test—
efficiency and rate calculations were used in the letters of intent of ATLAS and CMS.
that are included in the processors were selected on the basis of these studies. Our
A. Extensive simulation work has been performed for the calorimeter trigger. The algorithms
to address this issue.
rate is several hundred Gbytes per second. We plan to build further technical demonstrators
designs, particularly in relation to data nansmission into the processor where the total data
technology that is currently available. However, more work is required to validate these
only a few electronic crates. We believe that such processors could be consnucted based on
Our calorimeter nigger design studies result in rather compact processor systems occupying
the originally envisaged frequency of 67 MI-Iz.
beam tests were carried out at the full LHC clock speed of 40 MHz; tests were also made at
Application-Specific Integrated Circuit (ASIC) which was produced for the project. The
Accordion and TGT liquid-argon calorimeters. This prototype processor is based on an
processor and successfully tested it in real time at test beams in conjunction with the
respectively. In the case of the bit-parallel approach, we have consnucted a first prototype
investigating two architectures based on bit-parallel and bit-serial digital processors
Detailed design studies have been made for the calorimeter nigger processor, where we are
detail in RD27 intemal notes.
Our design studies are described briefly in the main body of this status report and in more
2 nigger which makes use of region-0f—interest information provided by the level-l system.
decision to the front—end systems. Our design studies also include the interface to the level
decision, and a trigger, timing and control distribution system which distributes the nigger
central trigger processor that combines the subnigger results and makes the overall yes/no
consists of subtrigger processors associated with the calorimeters and muon detectors, a
Design studies have been performed for all parts of the level—l trigger system, which
detailed design studies of a muon trigger, including several detector options
detailed design studies and beam tests of a prototype calorimeter nigger
design outline of a first level trigger system
The RD27 project was approved in June 1992 with the following milestones:
Summary
request to CERN can be found in Sections 8 and l0 of this status report. OCR Output
A list of suggested milestones for the second year of the RD27 project and the funding
measurements. This work will be extended in the second year of the project.
Initial studies have been made for the level-l/level-2 interface system, including first timing
and individually—addressed commands and data.
would also be able to transmit to the front-end electronics separately deskewed broadcast
detector, electronics, time-of—flight and signal propagation delays. The receiver ASIC
synchronously with each level-1 trigger decision, with programmable compensation for
addition to the clock, the receiver would deliver a unique bunch crossing number
incorporated in the front-end electronics of detector prototypes in future beam tests. In
interested users, we plan to develop a demonstrator timing receiver ASIC which could be
In the next phase, in conjunction with RDI2, RDI6, CERN Microelectronics Group and
become available in the future.
this development using such higher-power lasers and new optoelectronic technologies as
100 ps rms, compatible with foreseen LHC experiment requirements. We plan to pursue
network to 1024 receivers per laser transmitter. The recovered clock jitter is less than
required signals and broadcasting them over an entirely passive al1—glass distribution
components, we have demonstrated the capability of time—division multiplexing the
processor to large numbers of front-end electronics locations. Using currently available
transmission of timing, trigger and control signals from a single node at the central trigger
In conjunction with RDl2, we have studied a range of technologies for the optical
more detail, initially using a field-programmable gate array test bench.
key components — a variable length pipeline, a scaler and a prescaler — will be studied in
plan to make more detailed design studies and to perform modelling using VI—IDL. Several
extensive monitoring is provided with the provision of scalers to record trigger rates. We
the overall level-l decision. Facilities to prescale high-rate triggers are included, and
information from the subtrigger processors, allowing for differences in latency, and makes
Initial design studies have been made for the central trigger processor. This receives
experiment at HERA.
ideas used by members of our collaboration in the forward-muon trigger of the Hl
bunch—crossing identification logic based on programmable coincidence arrays, extending
for B physics analyses. We have also performed an initial investigation of the feasibility of
been performed, taking into account the need to trigger at relatively low pr (p-p = 6 GeV)
detectors is being studied. Conceptual design studies for various chamber geometries have
The possibility of making a level—l muon trigger using the precision drift-chamber
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requiring a control system.
Parameters such as transverse momentum (pq-) thresholds should be programmable,
must be included in the design.
Facilities for maintaining the calibration and synchronisation of the nigger processors
of on-detector electronics.
It is essential to foresee extensive test and monitoring facilities, especially in the case
example by indicating the location of electron/photon candidates.
Information from the level-l trigger can be used to guide the level-2 trigger, for
be on the detector.
distributing the nigger decision to the front—end electronics which will, in most cases,
require a complex system for establishing and maintaining synchronisation, and for
The physical size of LHC detectors and their large numbers of readout channels
conditions.
which can produce "noise" hits; the muon trigger must be able to operate under these
Muon detectors will be exposed to a high flux of low-energy photons and neutrons
pileup from many overlapping events.
The calorimeter nigger must be able to operate at high luminosity in the presence of
signal collection time longer than 25 ns.
interest. This is especially challenging in the case of triggers based on detectors with a
The nigger must uniquely identify the bunch crossing containing the interaction of
depends on the level-1 trigger latency which should be as short as possible.
period. The length of these readout pipelines, which may be analogue or digital,
The readout of LHC detectors is pipelined because of the short (25 ns) bunch-crossing
Issues that affect the design of the level-1 trigger system are the following:
background conditions.
systems should be flexible, allowing one to react to new physics or to unforeseen
mandatory, in some cases with rather complex signatures. Furthermore, LHC trigger
physics processes that are sought at LHC are very small, so high trigger efficiency is
,··- rejection power is required from the level-l trigger. The cross-sections for many of the
typically l0 tts, limiting the rate into the level-2 system to 100 kHz. Hence, a very large
especially at level-1 [l]. At high luminosity, the proton—proton interaction rate will be
The challenges of triggering in LHC general-purpose experiments are formidable,
simulation).
background and signal processes) and for comparison with test-beam data (single particle
essential role in our studies, for algorithm optimisation (rate and efficiency calculations for
electronics, and the interface to the level-2 trigger. Monte Carlo simulation plays an
nigger and control distribution system that delivers the trigger decision to the from-end
central nigger processor that combines the results from different subtriggers, the timing,
work includes level-1 subtrigger processors based on calorimetry and muon detectors, the
The RD27 project is a broad study of lcvcl-1 trigger systems for LHC experiments. The
1. Introduction
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where necessary, notably at the input to the calorimeter nigger processor.
using asynchronous transmission of zero—suppressed data to reduce bandwidth requirements
processors themselves are synchronous with the LHC clock. However, we are considering
at the level of parameters. In practice considerable flexibility can be provided. The trigger
performed in parallel. Such processors have a fixed set of algorithms, but are programmable
extensive use of micro-electronics. The processing is pipelined and many operations are
The nigger system is based on purpose-built digital hardware processors and makes
the vicinity of (electron, photon, jet or muon) candidates flagged by the level-1 system.
nigger system, which only needs to acquire and process data from regions of the detector in
Region-of-interest information from the level-1 subtrigger processors is sent to the level—2
front-end electronics, much of which is on the detector.
timing, nigger and control distribution system that broadcasts the nigger decision to the
of prescaling high-rate triggers. The central nigger processor is in tum connected to the
yes/no trigger decision, based on combinations of nigger requirements, with the possibility
These data are transmitted to the central level-1 trigger processor that makes the overall
information on multiplicity of muons for several thresholds
information on missing transverse energy for several thresholds
information on multiplicity of jets for several thresholds
isolation requirements
information on multiplicity of electrons/photons for several thresholds with various
the event:
subtrigger processors work independently and in parallel to summarise the characteristics of
(electron, photon, jet, missing transverse energy triggers) and on muon detectors. The
In Figure 1 we show a block diagram of a level-1 trigger system based on calorimetry
Outline 0fLevel-1 Trigger System
programme of work for the coming year.
In this report we describe the work that we have done so far, and propose a continued
detailed design studies of a muon trigger, including several detector options
detailed design studies and beam tests of a prototype calorimeter nigger
design outline of a first level nigger system
The RD27 project was approved in June 1992 [2] with the following milestones:
CMS collaboration on request.
Members of CMS attend RD27 meetings as observers and RD27 work is presented to the
RD5. Members of RD27 participate strongly in nigger-related activities within ATLAS.
maintained with RD16 (FERMI). For the muon trigger, beam tests will be performed with
with the RD3 Accordion calorimeter and with the RD33 TGT calorimeter; close contact is
is performed jointly with RD12. For the calorimeter trigger work, we have made beam tests
interface to the level-2 trigger. Work on the timing, nigger and control distribution system
ATLAS and CMS. We collaborate informally with RD11 (EAST) in the study of the
The RD27 collaboration maintains close contact with other R&D groups and with both
all the above issues.
The design studies and demonstrator prototypes being developed in RD27 take into account
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can be implemented.
thresholds can be provided, and (optional) criteria such as electron/photon isolation
performance in terms of efficiency and rejection power. Many different sets of
It is possible to implement relatively complicated algorithms that optimise the trigger
calorimeter trigger. Strong points of this approach are the following:
In RD27 we are studying purpose-built, synchronous digital processors for the level-1
option, with a programmable digital processor as an alternative.
processors, while GEM [6] considers a mixed analogue/digital system as its baseline
colliders. ATLAS [3], CMS [4] and SDC [5] propose to use purpose-built digital
Several possibilities have been suggested for level-1 calorimeter triggering at future hadron
Introduction
2. Calorimeter Trigger
Figure 1: Block diagram of level—l trigger system.
Level-2 TriggerFront-end Systems








comment on how the different functional blocks communicate with each other.
In the following sections, we describe the functional blocks of Figure 1 in detail and
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argon calorimeter, are slow compared to the 25 ns bunch-crossing interval. Hence, if the
The signals from calorimeters proposed for LHC experiments, such as the Accordion liquid
parallel or the bit-serial processor design.
included in their design a level-1 nigger sum that could be interfaced to either the bit
systems. However, we are in close contact with the FERMI collaboration, who have
precision ADCs. Beam tests performed so far by RD27 have used dedicated trigger ADC
adopted for the calorimeter readout, the data for the level-1 nigger can be derived from the
calibration constants. Alternatively, if a digital front-end system such as FERMI [7] is
summation over nigger cells before the ADC, and a look-up table after the ADC to apply
These data can be obtained from an independent trigger ADC system, using analogue
data with a least count of about ET = l GeV are adequate for the level-l trigger calculation.
ECAL and HCAL. Simulation studies (described below) suggest that 8-bit or 9-bit linear
0.1 >< 0.1 in pseudorapidity - azimuth space, and with just one sampling in each of the
and hadronic calorimeters (ECAL and HCAL), with a typical trigger cell size of An >< Aqa
The calorimeter trigger processor acts on reduced granularity data from the electromagnetic
the two designs as described below.
They could be combined in the future into a hybrid design; many features are common to
design studies are complementary and substantial "cross-fertilisation" has already occurred.
bit-parallel and bit-serial operations (addition, comparison, etc.), as described below. These
We are following two calorimeter trigger design schemes in RD27, based respectively on
system cost.
for our needs; we can exploit future developments to add functionality or reduce the
preliminary studies suggest that ASIC products that are already available are adequate
becomes available and select among manufacturers to obtain the best price. Our
range of products hom different vendors. Hence, one can exploit new technology as it
effective implementations. Commercial CAD tools provide an easy route to a wide
Extensive use of Application Specific Integrated Circuits (ASICs) allows cost
example using programmable delays or FIFOS.
It is relatively easy to equalise the phase of digital signals relative to one another, for
low detector occupancy (using zero-suppression).
optimised to cope with the extremely high bandwidth, for example by exploiting the
The interface between the digitisation system and the trigger processor can be
routing of the data by direct links.
The processing latency can be minimised using hardwired algorithms and fixed
localising faults.
Ease of testing and diagnostics — test pattems can be played through the processor,
checked against values calculated from the input data, requiring an exact match.
Ease of monitoring — intermediate results from the calculation can be read out and
against the precision readout.
Ease of calibration — the nigger ADC system (if separate) can be cross-calibrated
running (more pileup) or in case of unforeseen problems such as coherent noise.
from electronic noise and pileup. The threshold can be increased for high-luminosity
A programmable threshold can be applied at the cell level, suppressing contributions
(thresholds and control words).
A large dcgrcc of flexibility can be provided through programmable parameters
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Our predictions for trigger rates were used by both ATLAS and CMS in their letters of intent.
this work, which includes studies of jet and missing ET triggers, can be found in Ref. [10].
performed, mainly in relation to the elecuon/photon trigger. A more detailed description of
experimental collaborations [9]. Here we briefly describe a few examples of simulations
build on earlier work performed for the Aachen workshop [8] and within the LHC
trigger. Members of our collaboration have performed extensive simulation studies that
determine requirements such as the dynamic range for calorimeter signals used in the
these goals. Such simulations are used to optimise algorithms and their parameters, and to
response, are needed to determine whether or not a proposed trigger algorithm can meet
processes. Physics simulations, that is the simulation of possible LHC events and detector
chain (at most ~l00 kHz), while maintaining high efficiency for interesting physics
events per bunch crossing to a rate that can be accepted by the next stage in the trigger
rate in an LHC detector from the bunch-crossing frequency of 40 MHz with about 25
The essential requirements for a first-level trigger system are that it should reduce the event
Algorithms and simulation studies
work for the coming year.
processors, using bit-parallel and the bit-serial architectures, and propose a programme of
we present the two detailed design studies that have been performed for calorimeter trigger
and with RD33 (T GT), and present results of off-line analysis of the test beam data. Finally,
parallel trigger processor demonstrator, the beam tests performed with RD3 (Accordion)
between the bit-parallel and bit-serial processing architectures. We then describe the bit
to optimise and evaluate trigger algorithms, are presentedl. Next, we explain the differences
The rest of this section is organised as follows. Physics simulation studies, which were used
system.
we have made detailed design studies for a bit-parallel and a bit—serial trigger processor
Accordion and TGT liquid-argon calorimeters at test beams. Building on this experience,
first demonstrator trigger processor for isolated electrons has been built and tested with the
We have already shown that complex trigger algorithms can be implemented on ASICs. A
»__ demonstrator prototypes as described in detail below.
plans to address this difficult problem, verifying our detailed design studies using
processing elements, we do not find this altemative attractive.) During the next year, RD27
overall bandwidth. (While one could instead make use of additional connections between
environment. Hence one has to fan-out data between processing elements, increasing the
nature of cluster-finding algorithms requires that each processing element knows about its
rate of 40 MHz, the total data rate is 320 Gbytes/s. Furthermore, the two-dimensional
the ECAL and HCAL, one has = 8000 trigger cells. Assuming 8-bit data with a sampling
pseudorapidity coverage of I 1] I < 3 and a trigger cell size of An >< Aq> = 0.1 >< 0.1 in each of
The transmission of data into the trigger processor system is a major issue. For a
under consideration.
calorimeter. Analogue signal processing, as demonstrated by GEM [6], is an alternative
simple digital filter algorithms, applying them to data collected with the Accordion
processing techniques, which can be integrated with the ADC system. We have studied
for several consecutive bunch-crossings. This problem can be overcome by using signal
raw digitised signals are used, large energy deposits would be seen by the trigger processor
.. 6 OCR Output
jet background to the electron/photon trigger.
To economise on computer time, a somewhat simplified calorimeter model was used in the simulation of the
threshold is applied to the ET in each nigger cell and only the cells above this threshold
of the ECAL and HCAL. This granularity was chosen on the basis of simulation studies. A
with a reduced detector granularity of An >< Ao = 0.1 >< 0.1 with one depth sampling in each
In all of the algorithms studied here, it is assumed that the calorimeter nigger will work
E .M . cluster algorithms
year.
for Inl = 0, but studies of the variation in jet rejection with angle are planned for the coming
nigger, where these effects are most important. We have so far concentrated on the nigger
magnetic fields. This model was used for all efficiency studies in the electron/photon
the nacking system, magnet and cryostat as well as the calorimetersz, and also the effects of
[1 1]; the detector model was that of ATLAS [12]. This simulated in detail the material in
More complex detector simulation was also used, based on the GEANT simulation package
studies of many effects in the electron/photon trigger.
of jet trigger rates, the required ADC range in jet and missing-ET triggers, and for fast
effects and event pileup were included in the simulation. Such models were used for studies
caloximeters was parameterised; no transverse shower width was simulated. Electronic
50%/NIE for hadrons. Longitudinal sharing of hadronic showers between e.m. and hadronic
"typical" LHC detector, namely AE/E = 10%/VE for electromagnetic particles and AE/E =
were used. The four-vectors of final-state particles were smeared with the resolutions of a
For many of the studies, simple models based on parameterisations of detector response
adequately answer the question posed and by the computer resources available.
these studies. The choice of model was determined by the degree of detail needed to
A number of detector models of different degrees of complexity and realism were used in
Detector simulation
PYTHIA.
background rates for this trigger, a large-statistics sample of jet events was simulated using
one or more high-p·j~ 1c0s or an early—showering high-py hadron. In order to study the
pT jet events. Jets may mimic the signature for electron or photon production if they contain
The rate for the first-level e.m. cluster nigger will be dominated by backgrounds from high
Top events where the top quarks decayed to electrons
H> Z 2—> e+e·e+e·, mH = 130 GeV and 150 GeV• 0 ——*
H--> YY, NIH = 120 GeV• 0
three examples of possible physics processes were simulated using PYTI-HA:
order to study the performance of the e.m. cluster trigger in more realistic circumstances
underlying event from the residual proton—proton system and possibly also hadronic jets. In
events are more complex than this, containing in addition to the electrons or photons an
events, generated using PYTI-HA, were superimposed to simulate the effects of pileup. Real
using events containing single electrons of different energies and rapidities. Minimum-bias
For the electromagnetic (e.m.) cluster nigger, the efficiency of the algorithms was studied
Physics processes simulated
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The corresponding nigger rates are shown in Figure 4 as a function of threshold. Since the
four-cell cluster. These simulation results have been confirmed by test-beam measurements.
of the cell. For this granularity the two-cell cluster threshold is almost as sharp as that of the
softer threshold than the two-cell and four-cell clusters due to shower leakage at the edges
Figure 3 for 50 GeV electrons at |‘q| = 0. The single-cell algorithm exhibits a significantly
The efficiency as a function of threshold for these three cluster definitions is shown in
Figure 2: EM cluster algorithm.
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The summed ET of a 2 >< 2 nigger cell cluster was compared with a threshold
with a threshold (Figure 2) - this is selected as our standard algorithm
The ET sums of pairs of trigger cells adjacent in azimuth or rapidity were compared
A threshold was applied to the ET in a single e.m. trigger cell
considered:
primarily determined by the area of the cluster window. Three cluster definitions were
within the cluster, and by the pileup and electronic noise in the cluster window. Rate is
——· the digitisation system for the level-1 nigger, the degree of containment of e.m. showers
physics. The sharpness of the threshold is affected by the resolution of the calorimeter and
trigger threshold and the trigger rate for a threshold which is efficient for the desired
The figures of merit for the electromagnetic cluster algorithm are the sharpness of the
Electromagnetic cluster definition
rate reduction can be achieved using isolation requirements.
comes from jets containing high-pT 11205 or early-showering hadrons. Thus a further trigger
i.e. not associated with jets, while the dominant background to the elecnon/photon nigger
rate. Many of the physics processes sought at the LHC result in isolated leptons or photons,
below) to find the best compromise between sharpness of threshold and background trigger
compared with the size of a jet core. Several cluster definitions have been studied (see
cluster should ideally contain fully the energy of an e.m. shower while being small
The electron/photon trigger is based upon a localised deposit of energy in the ECAL. This
pileup.
conn·ibute to the nigger. This reduces the sensitivity of the nigger to electronic noise and
- g .. OCR Output
which can be applied while retaining high efficiency for isolated e.m. showers. The latter is
cuts is determined by the area of the isolation window and by the tightness of the cuts
behind it provide extra rejection against jet backgrounds. The effectiveness of the isolation
The ET sums in the ring of e.m. cells surrounding the cluster and in the hadronic window
Isolation requirements
Here the "threshold" corresponds to 95% efficiency for elecuons.
Figure 4: Trigger rate versus cluster threshold for various cluster algorithms for |n| = 0.
Threshold (GeV)
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Figure 3: Efficiency for 50 GeV electrons at lnl = 0 versus cluster threshold for various
Efficiency vs threshold
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physical size of the trigger cells at large rapidity.
worth noting that the single-cell algorithm is particularly badly affected by the small
question of the optimum trigger algorithm for large rapidity requires further study, but it is
significantly lower rate than the four-cell one, it is taken as our standard algorithm. The
two-ccll algorithm gives a much sharper threshold than the single-cell one, and has a
_ 9 _ OCR Output
function of the trigger cell threshold.
Table 2: Mean and rms noise levels (ET GeV) in the e.m. plus hadronic isolation region as a
ileu
Plus 38 events I 2.511 1.84 I 2.661 1.37 I 0.761 1.03 I 0.24 1 0.68
ileu
Plus 19 events I 2.1011.58 I 2.3211.22 I 0.561 0.85 I 0.15 10.50
noise onl
Electronic I 1.68 1 1.26 I 1.98 1 0.99 I 0.35 1 0.54 I 0.06 1 0.12
Noise sources I No threshold I 0.5 GeV I 1.0 GeV I 1.5 GeV
electronic noise.
the calorimeters. The results are for Inl = 0 which gives the worst—case connibution from
Table 1: Mean and rms noise levels (transverse energy in GeV) in different-sized regions of
ileu
Plus 38 events I 0.41 1 0.35 I 0.68 1 0.54 I 1.90 1 1.40 I 1.34 1 1.04
ileu
·-— I Plus 19 events I 0.361 0.30 I 0.601 0.46 I 1.49 11.15 I 1.3011.01
noise onl
Elecn·onic I 0.32 1 0.24 I 0.51 1 0.36 I 1.12 1 0.95 I 1.23 1 0.93
nigger cells nigger cells
nigger cell cluster ring of 12 em 4 >< 4 hadronic
Noise Sources I Single em two-cell em em isolation hadronic isolation
giving excellent efficiency for isolated electrons.
that the isolation requirement reduces the background rate by an order of magnitude, while
cluster and two-cluster triggers, with and without isolation requirements. It is worth noting
letter of intent [3]. The e.m. cluster trigger rates obtained are shown in Figure 5 for single
and a trigger on pairs of clusters with thresholds of = 20 GeV, as suggested in the ATLAS
is taken as 1.7><103cms1. We aim for an inclusive e.m. cluster threshold of = 40 GeV4 ·2·
We have estimated trigger rates for the most difficult case, where the peak LHC luminosity
Estimated trigger rates
nigger rate, even in the presence of pileup at the highest LHC luminosity.
efficiency for HU —> YY can be retained while obtaining an order-of-magnitude reduction in
due to it are squared. We have checked, for example, that high (>95%) isolation-cut
requirements, since both the rejection power of the isolation cut and the loss in efficiency
and photons at lower thresholds. Here it is reasonable to use less restrictive isolation
In addition to inclusive e.m. cluster niggers, it is foreseen to trigger on pairs of electrons
GeV per trigger cell was applied.
contributions is shown in Table 2. In most of the studies described here a threshold of 1
tests with RD3 [13]. The effect of the cell ET threshold in suppressing these noise
corresponds to 400 MeV energy in a trigger cell, which is approximately the level seen in
due to electronic noise and two levels of pileup. The level of electronic noise used
Table 1 shows the mean and rms E T values for different-sized regions in the calorimeter
the performance of the isolation veto.
effectiveness of the isolation requirement. This nigger cell threshold parameter is crucial to
trigger cells, but this also reduces the sensitivity to low-pT jet fragments and hence the
Electronic noise and pileup are suppressed by applying an ET threshold to the individual
limited by elecnonic noise, pileup and by leakage of the shower into the isolation regions.
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range.
maximum count of 511 GeV/cell was found to be practically indistinguishable from infinite
jet or missing—ET thresholds of 300 GeV, becoming significant (20% loss) at 400 GeV. A
maximum count of 255 GeV/cell leads to a slight softening (few percent loss of events) at
missing ET. Comparing with a system with infinite dynamic range, it is found that a
The dynamic range requirements are determined by the resolution for high-ET jets and
need for these least significant bits to be transmitted to the trigger processors.
tune the cell threshold with a step size of 0.25-0.5 GeV is desirable. There is, however, no
noise and pileup are typically in the region of 0.25-0.4 GeV per trigger cell, the ability to
sensitivity of the isolation test to jet fragments. Since the contributions from electronic
balance between suppressing noise in the electron/photon isolation region and retaining
A finer resolution is desirable in setting the trigger cell threshold. This is determined by a
requirements.
factor of two. Thus a least count of ET = 1 GeV is well matched to the physics
preshower detector is not included in the trigger this resolution is degraded by about a
designs include a preshower detector for Y/tru separation, and if the energy from the
10%/VE GB 1%. would have a resolution of 0.5 GeV. However, many currently—suggested
significantly. For a threshold of 20 GeV a calorimeter with a "typical" performance of AE/E
the resolution is that it should not degrade the sharpness of the trigger thresholds
of the ADC system affect the input bandwidth to the first-level trigger. The requirement on
Together with the trigger cell granularity and occupancy, the resolution and dynamic range
ADC resolution and dynamic range
without (upper curves) isolation. (a) Single e.m. cluster rates, (b) Two e.m. cluster rates.
Figure 5: Trigger rate for L = 1.7 >< 10cm·2s·1 versus threshold with (lower curves) and34
Threshold (GeV)
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for a single bit—parallel processor. This increased circuit complexity is acceptable since the
A bit—serial farm with n/2 to n/4 pipelines must be used to achieve the same throughput as
calculation blocks (farms) can then be used to obtain the required throughput.
may, in favourable cases, be a factor = 2-4 depending on the word width. Multiple bit-serial
addition is not hampered by carry propagation like bit-parallel is). The bit-serial speed gain
than corresponding bit-parallel ones, allowing an increased clock rate (e. g. bit-serial
of one for the parallel case. However, the basic bit—serial operations are in most cases faster
allotted time frame. This means that full operations will take at least n clock cycles instead
precise intermediate result (n bits). Otherwise bits will be lost as the words overflow their
zeros after the most significant bit so that the word length is equal to that of the most
Before entering a bit-serial processing pipeline the data must be zero-extended by adding
the bit-serial processing pipeline no longer satisfies the definition of a systolic array.
memory functions so that consecutive data will stay independent. Formally this means that
not uniform since a reset signal must accompany the first, least-significant bits, clearing the
not memory—less since consecutive bits will influence each other (e.g. via carry bits). It is
result bit after a certain latency. The data flow in a bit-serial processing pipeline is usually
stations where they are processed at the same clock cycle, presenting the corresponding
inserted into the system one bit at a time. Corresponding bits will then reach the compute
With a bit—serial data representation the process is carried one step further. Here the data are
be completely independent since the components are without memory.
form. The data will flow uniformly through the computation structure. Successive data will
In a bit-parallel systolic array, the data are entered, processed and presented in a parallel
Bit-parallel or bit-serial data representations
number of pipeline steps will define the latency.
The clock frequency will determine the processing capacity of the systolic array while the
ending in one destination which provides the final result.
nodes at each clock period will thus flow through the structure in a wave-like motion,
be chosen so that all basic calculations can finish in one cycle. Data entered at the input
and delays so that all arguments arrive in the same clock period. The clock frequency must
components. These are allocated to compute stations which are connected via data paths
..-. algorithm in question, which is broken up into its most basic arithmetic and logical
by using systolic arrays (processing pipelines). Here the hardware is tailored to the




very conservative assumptions, the occupancy for an ET threshold of 1 GeV was found to
tests. Electronic noise was added with a gaussian distribution of 0.35 GeV rms. Under these
0.5 respectively, corresponding approximately to the shape of pulses observed in beam
signals, and signals from successive bunch crossings were added with weights 0.5, 1.0 and
be 38. It was assumed that bunch-crossing identification will not be possible for low~energy
minimum—bias events. The number of events per beam crossing was conservatively taken to
The trigger-cell occupancy has been studied using a detailed GEANT simulation of
Trigger cell occupancy
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for UA1. Modules for these crates are 9U high and 40 cm deep (1U = 1.75 inch). At the
trigger modules needed to be larger in size so we modified some crates originally developed
RD3, described below. Although VMEbus is used for computer interfacing and control, the
shown in Figure 8. The configuration shown is the one used for tests in conjunction with
A block diagram of the system is shown in Figure 7, while the layout of the electronics is
and the cluster—finding module.
containing nine ASICs. A clock module is needed to distribute clock signals to the ADCs
cells. It must first digitise the signals, then pass them to a cluster-finding module (CFM)
The prototype trigger processor is designed to trigger on a 3 >< 3 area of calorimeter trigger
Description of processor hardware
pin grid array. Tests at the full design frequency of 67 MHz have been successful.
12-bit 16-cell total energy sums within 6 clock cycles. The package is a 179-pin ceramic
produced by Fujitsu. The cluster-finding results are available within 7 clock cycles, and the
the ASIC design are given in [14]. The ASIC uses a 0.8 um CMOS gate array and was
steps since that was the initially proposed LHC bunch-crossing period. Further details of
To implement the algorithm on an ASIC, the logic was broken down into 15 ns pipelined
In this first prototype chip, no attempt is made to handle hadronic trigger information.
addition, the sum of the energies of all 16 input channels is formed.
two pairs of programmable threshold values allow for two different cluster conditions. In
12 cells is less than a programmable isolation threshold. This logic is duplicated, so that
horizontal sum is greater than a programmable cluster threshold, and the sum of the outer
in the outer 12 e.m. cells to examine isolation. A cluster is found if the vertical sum or the
horizontal and one vertical neighbour to find potential e.m. clusters. It also sums the energy
work on the 8-bit energies from 16 trigger channels. It forms separate energy sums with one
it carries out the operations needed for one e.m. trigger channel. This means that it must
The ASIC implements most of the features of our trigger algorithm. Referring to Figure 6,
Description of the ASIC
a custom-made integrated circuit (ASIC) that implements the algorithm.
with real signals from prototype LHC calorimeters in test beams. The core of this system is
described above, running at full LHC speed and using affordable present-day electronics,
aim was to test the efficiency and rejection power of the e.m. cluster—finding algorithm
We have constructed and tested a first-prototype bit-parallel calorimeter trigger system. Its
Bit·parallel processor demonstrator
very much on the algorithm.
add the overhead of serialisations and parallelisations. Thus the total latency effect depends
clock periods, which is slower than for the bit-parallel case. To these latencies one has to
Bit-serial comparisons will require all bits before delivering the result, i.e. a latency of n
means a considerably shorter latency for bit·serial additions due to higher clock frequency.
performed. Additions can in both cases be cascaded with a latency of one clock period. This
The latency of each full operation depends on the clock rate and the type of operation
comparisons, the overall gate count saving of bit-serial architectures is considerable.
approximately n. Thus, with algorithms predominantly composed of additions and
parallel counterparts. In the case of additions and comparisons, the reduction factor is
gate counts of the basic bit-serial processing elements are much smaller than their bit
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record the FADC data.
memory, since we rely on the input memories of the cluster-finding module to monitor and
are 8-bit devices that can run at up to 104 MHz. The modules are simple, with no on-board
channels. The FADC hybrids were of the type used in the ZEUS experiment at I·IERA, and
Calorimeter signals are digitised by three flash-ADC modules (FADC), each having 12
Figure 7: Block diagram of the calorimeter and trigger system.
Module (9 ASICs) 36 Channels.
Cluster~Finding 3 FADC Modules:
FADC Data I I
nm 40m
________
NIM Linear Fan-InsI Cf&E°ilfhEijT
l Cryostat + LAr Shaper
36I I l !
0.1 x 0.1
____——_-___-_
Figure 6: Calorimetry associated with one e.m. nigger cell.
ELECTROMAGNETIC ISOLATION RING








cabling on the front panels of the various modules.
use this to transmit fast ECL signals. The wire-wrap backplane minimises the amount of
between modules and uses Teradyne connectors with 320 active pins and 80 grounds. We
controlled by a VME interface module. The upper backplane allows wire-wrap connections
addressing system. This is organised by a crate controller module which is in turn
compatible signals that uses 96-way connectors and provides a simple control and
rear the modules plug into two backplanes. The lower one is a printed circuit carrying 'l’l`L—
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the logic. The module has been successfully tested at speeds up to 70 MHz.
memories on the inputs can also be loaded with test data that can then be clocked through
FIFOs on the outputs for reading out the hit results and energy sums from the ASICs. The
includes fast memories on the inputs for capturing and reading out the FADC input data and
under realistic conditions at full speed. Therefore, in addition to control facilities, it
Figure 9. The module was developed in order to attack the problems of using the ASICs
incorporates nine cluster—finding ASICs. A block diagram of this module is given in
The prototype trigger system is built around a single cluster-finding module, which
Figure 8: Schematic layout of the electronics.
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analysis and off—line "playback" to the trigger processor. We digitised the data from a 4 >< 4
1992. We therefore chose simply to digitise the data using FADCs and record them for later
The full trigger processor system was not ready in time for our first tests in November
as shown in Figure 7.
added both laterally and in two 9 X 0 depth samples using LeCroy 428F NIM linear mixers,
form trigger cells of the desired granularity, analogue signals from the calorimeter were
Accordion calorimeter [16] in an SPS test beam in the North Area at CERN. In order to
We have now had two periods of running together with the RD3 prototype liquid-argon
Tests with the RD3 “Acc0rdi0n" calorimeter
was used to run various diagnostic test programs.
number of system clocks preceding the stop signal generation. In addition, the Macintosh
way included the ASIC cluster and isolation thresholds, clock frequency and phase, and the
of programmable registers on modules in the trigger crate. Parameters controlled in this
An Apple Macintosh application developed specially for RD27 was used to set the contents
software control to the initial free-running state.
RD3 calorimeter. On completion of data readout, the trigger crate was restored under
where a duplicate recording was made together with complementary information from the
was transmitted in real time over a VME—VME link to the RD3 data acquisition system,
finding module, and performed on-line analysis on a sample of the data. A copy of the data
processor. This selectively read out and recorded the memory contents of the cluster
CERN Spider suite [15] adapted for RD27 and running on an MVMEl67 (68040-based)
event signal was also sent to a VME-based data acquisition system, running a variant of the
clocks before generating a stop signal to freeze the cluster—iinding module memories. The
On receipt of the event signal, the clock module counted a further set number of system
via a VME-based branch driver.
using a combination of standard NIM and CAMAC modules, with the CAMAC connected
Gating and monitoring of event signals, and various other control functions, were done
A fast event trigger signal was derived from a coincidence of beam scintillation counters.
converter.
below) with respect to the system clock was recorded using a CAMAC time-to-digital
trigger algorithm analysis results from the nine ASICs. The phase of the event nigger (see
memories contained a history of the preceding 256 FADC samples and the corresponding
memories scrolled continuously at the system clock frequency. At any instant, therefore, the
to be recorded. During data-taking, the system clock was normally free—running, and the
saved on the cluster-finding module in high-speed memories, allowing up to 256 time slices
Copies of the incoming FADC information, output trigger hits and ASIC energy sums were
from the ASICs and were available as prompt front-panel outputs.
Trigger bits resulting from the cluster-finding algorithm emerged seven clock cycles later
cluster-finding module and inserted into a pipeline running at the system clock frequency.
On each system clock, digital data from the 36 FADCs were transferred in parallel to the
although data were also taken at 67 MHz.
data collection, corresponding to the anticipated 25 ns bunch-crossing period of the LHC,
and to the cluster-finding module. A system clock frequency of 40 MHz was used for most
module, which distributed correctly phased clock signals to the three 12—channel FADCs
Synchronisation of modules within the trigger crate was under the control of a clock
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Figure 10: Pulse from the Accordion calorimeter sampled at 40 MHz by an FADC.
Time Slice (25 ns)







single bunch crossing, as discussed in more detail below.
digitisations offer the possibility of unambiguously associating a calorimeter pulse with a
Figure 10. The significant differences in the pulse heights measured in consecutive
several clock cycles. A typical pulse sampled at a frequency of 40 MHz is shown in
was short compared with the pulse width, the signal from a single shower is sampled over
In the beam tests the trigger system had its own free-running clock. Since the clock period
only a brief review of our initial studies.
under way and results shown below should be considered as preliminary. We include here
It should be noted that the analysis, particularly of the data from the second period, is still
demonsnator hardware.
the stored FADC signals, enables us to study thoroughly the performance of the
the calorimeter data performed by the demonstrator trigger system, which, combined with
signal belongs. In the second period we also have the results of the real-time processing of
used for studies [18] of algorithms to identify the bunch-crossing to which a calorimeter
calorimeter data, including the effects of electronic noise. In addition, these data are being
different FADC systems, the expected performance of the nigger algorithm with real
signals from an area of the e.m. calorimeter. These data enable us to study, with two
equipment used in the two periods differed greatly. For both periods we recorded the
calorimeter prototype are being analysed [17, 13]. As has been described above, the
At the time of writing this report, data from the two test-beam periods with the RD3
Analysis of test-beam data from the RD3 calorimeter
position in the calorimeter, and cluster energy and isolation thresholds in the trigger.
runs, where a "run" means a unique combination of beam particle, beam energy, beam
is shown in Figures 7 and 8 and was as described above. We recorded a total of 446 data
In April-May 1993 we ran with our prototype nigger processor installed. The configuration
Ref. [17].
and data recording was done onto a hard disk. The analysis of these data is described in
asynchronously. Conuol and monitoring were done by software running in a Macintosh,
The data acquisition system (VME and CAMAC) was independent of RD3 and simply ran
experiment at HERA. The FADCs were 8-bit and could sample at rates up to 104 MHz.
region of thc calorimeter using a 16—channel F1001 FADC module borrowed from the H1
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pedestal distribution of the FADCs.
calorimeter resolution. The somewhat larger values for the 1993 data are due to the wider
Table 3: Cluster energy resolution of the trigger ADC system, compared with pure
10%/VE G9 1% I 0.33 GeV I 0.49 GeV I 0.87 GeV I 1.41 GeV
April 1993 I 1.54 GeV I 1.65 GeV I 1.53 GeV
Nov. 1992 I 0.77 GeV I 1.06 GeV I 1.24 GeV I 1.81 GeV
Beam Energv I 10 GeV I 20 GeV I 50 GeV I 100 GeV
remains constant across the boundary.
scanned across the boundary between them. As can be seen, the sum of the two energies
is illustrated in Figure 12, which shows the energies measured in two cells as the beam was
threshold in the presence of sharing of energy between cells in the calorimeter. This sharing
The two-cell cluster algorithm is proposed in order to maintain an acceptably sharp trigger
Figure 11: Distribution of energy measured by trigger in cluster window.
Most energetic cluster
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Table 3, together with the expectation for an intrinsic calorimeter resolution of 10%/NIE GB
ignored in the fit. The resolutions obtained from the two beam tests are summarised in
shown in Figure 11. The long tail below the peak, due to pion contamination of the beam, is
cluster energy distribution fitted with a gaussian. An example of the distribution observed is
the trigger. Clusters are formed from the sum of energy in two adjacent cells, and the
We have used electron beam data of different energies to measure the energy resolution of
obtained.
of RD3. A typical calibration constant close to our design aim of 1 GeV per count was
several different energies, test pulse data and cross calibration against the precision ADCs
Calibration of the ADCs was performed using various methods, using electron beam data of
trigger, especially in the isolation veto.
of noise seen in unoccupied channels has a considerable impact on the performance of the
periods of several days. The observation of low rms values is important because the amount
period. We have checked that, with both ADC systems, the pedestal values were stable over
period, and 26 and 0.6 counts for the purpose-designed ADC system used in the second
and 0.4 counts respectively, were found for the F1001 system used in the first test-beam
digitisings prior to the arrival of the pulse. Typical pedestal values and rms widths of 10
Pedestals were measured for each channel in each run, using the ADC values measured in
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slightly lower than used in the simulation studies described above.
is consistent within 10% with the noise contribution measured in earlier RD3 tests and
equivalent to 360 MeV in a An >< Aq> = 0.1 >< 0.1 trigger cell area in the calorimeter, which
from the simulation is shown for comparison. This was calculated assuming a noise level
requirement that the isolation energy be less than 5 GeV. The corresponding distribution
rms is extremely effective in suppressing noise, giving an efficiency of 95% for a
cluster. Requiring that the pedestal-subtracted cell energy be greater than twice the pedestal
ring with and without a trigger cell threshold, in events containing a 50 GeV electron
Figure 14 shows the efficiency versus threshold on the energy measured in the isolation
requirement for isolated electrons and its dependence on noise suppression can be studied.
taken during these tests tell us little about its performance. However, the efficiency of the
primarily designed to reject jets mimicking the electron/photon signature, and thus the data
The other element of the e.m. cluster algorithm is the isolation requirement. This is
behaviour. In both cases there is reasonable agreement between the data and the simulation.
threshold curves for a trigger based on a single cell, which has much less sharp threshold
similar calorimeter geometry shown for comparison. Figure 13b shows the corresponding
of threshold computed. This is shown in Figure 13a, with the Monte Carlo expectation for a
from the four runs were combined, and the efficiency of the cluster algorithm as a function
four runs was recorded during the 1993 beam test with a 50 GeV electron beam. The data
one data point taken in the core, one in a corner and two along an edge. Such a group of
the comers and eight along the edges, a "representative" distribution can be obtained from
a trigger cell. Since a trigger cell contains four calorimeter cells in the central core, four at
threshold sharpness one needs a number of data samples taken over a range of points within
will be evenly distributed over the trigger acceptance, so in order to study the trigger
trigger cell was the lateral sum of 4 >< 4 calorimeter cells. In a real experiment the electrons
The beam spot in these tests was of about the size of a single calorimeter cell, whereas a
Figure 12: Sharing of energy of shower between trigger cells (data from November 1992).
chan 9 v chan 5




- 19 OCR Output
Nevertheless a significant rejection is obtained from the cluster threshold alone, and
isolation requirement contributes little to the rejection power against single particles.
The rejection power of these selections is summarised in Table 4. As expected, the e.m.
energies of 10, 20, 30 and 50 GeV, and these were applied to data taken with a pion beam.
and isolation thresholds were chosen to achieve a high efficiency (>95%) for electrons with
A final test of the nigger algorithm is its ability to distinguish electrons from pions. Cluster
O', (c) Monte Carlo.
subtracted data with cell threshold = 0, (b) Pedestal—subtracted data with cell threshold = 2
Figure 14: Measured and simulated efficiency versus isolation threshold: (a) Pedestal
Isolation energy (GeV)

















result is shown as the dashed line.
algorithm. In each plot the test-beam result is shown as the solid line and the Monte Carlo
Figurc 13: Efficiency versus threshold (a) for two-cell algorithm, (b) for sing1e—cel1
GeV
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be tested separately, in many runs the isolation requirement was disabled. The affect of the
the isolation ring lie below the isolation threshold. In order that these two operations could
(horizontal/vertical) cluster windows lie above the cluster threshold and that the sum from
In the e.m. cluster logic there are two requirements — that one of the two
which all ASIC energy sums appeared "in-time" were used in the following analysis.
To avoid confusion due to the readout timing problems described above, only events in
and the prediction after correcting in the analysis for this readout problem.
readout pipelines. In Figure 15 we show the correlation between the real-time calculation
will be resolved for future beam tests by re—adjusting the clock phases used to strobe the
result appearing one cycle late in the readout pipeline. We are optimistic that this problem
In almost all of the remaining events exact agreement is still found, but with the ASIC
and expectation, with the ASIC result appearing correctly with a latency of six clock cycles.
FADC signals. In about 80% of events there is exact agreement between the ASIC results
We have compared the energy sums read out from the ASICs with the expectation from the
we did not consider that the expense was justified.
straightforward to correct this hardware error by making a second prototype cluster board,
nigger algorithm in the study of the demonstrator performance. While it would have been
diagonal sums were instead formed. This effect was included in the simulation of the
that instead of vertical and horizontal sums being formed for the clusters, vertical and
During the design of the ASICs an error was made in the connection of the input signals, so
ADC counts form the input to the algorithm.
includes no calibration, pedestal subtraction or zero suppression facilities, and so the raw
front panel of the nigger module after seven clock cycles. The demonstrator system
threshold, so two different nigger bits may be set. The nigger hit results are available on the
threshold a trigger hit is generated. There are two combinations of cluster and isolation
clusters is greater than the cluster threshold and the isolation sum is less than the isolation
cycles. The cluster and isolation sums are compared with thresholds, and if either of the two
input to the jet trigger, is available on the front panel of the trigger module after six clock
the l2-cell isolation sum. The 16-cell energy sum, which in a full system would form an
the sum of all 16 inputs, the sums of the two cluster options (horizontal and vertical) and
Each cluster-finding ASIC accepts 16 8-bit energy values every clock cycle. It calculates
used unless stated otherwise.
in detail any problems which we encounter. In the following, a clock period of 25 ns was
possible to determine with precision whether the system behaves as expected, and to study
finding ASICs, both the FADC data and the ASIC outputs were recorded. Thus it is
During the beam test in April-May 1993, using our demonstrator system of nine cluster
only be taken as indicative.
energy. As the pion beam contains a significant muon contamination these numbers can
energies. Trigger thresholds chosen to give 95% efficiency for electrons of the same
Table 4: Estimated rejection power of the trigger algorithm against pion beams of different
340 i 19030 GeV 260 t 130
20 GeV 42i9 45: 10
14 1 4 15 i 410 GeV
Beam ener Cluster threshold I Cluster plus Isolation
significantly.
hadronic isolation, not included in the demonstrator system, would increase this
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in the e.m. calorimeter and none in the hadronic calorimeter (electrons), events with little or
each other. Three distinct types of event can be seen — events with a large deposit of energy
Figure l8a plots the energies observed in the RD3 e.m. and hadronic calorimeters against
can be demonstrated by using RD3 data tapes, which included a copy of the RD27 data.
The ability of the trigger processor to separate electrons from pions and muons in real time
as shown in Figure 17.
for which the trigger hit was or was not set. The isolation requirement worked as expected
clusters should be above the cluster threshold, one can compare the isolation sums in events
expected 12-trigger-cell pedestal sum. Choosing events and ASICs for which one of the
We have also analysed runs in which one of the isolation thresholds was set close to the
line) a "hit" from the trigger processor.
Figure 16: Energy in the cluster window for events with (solid line) and without (dashed
Cluster (FADC Counts)





described in the text.
Figure 15: ASIC output versus expected value after correcting for readout problem
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all the events examined the cluster threshold test worked perfectly.
set at the value of 60 counts, only a few counts above the pedestal sum for two channels. In
cluster threshold is illustrated in Figure 16. In this particular run, one cluster threshold was
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trigger processor output which follows after the expected latency, including cable delays.
oscilloscope photograph of calorimeter pulses at the input to the FADC system and the
Finally, to demonstrate real-time operation of the processor, in Figure 19 we show an
considered as an alternative method of bunch—crossin g identification.
Although analogue signal processing has not yet been investigated in RD27, it is still being
extensive use of static RAM look-up tables.
above algorithms to calorimeter data in real-time. This demonstrator prototype makes
identification module is currently under construction. This will be able to apply any of the
In addition to the off-line studies described above, a single—channel bunch-crossing
GeV in a single trigger cell.
was able to correctly identify the bunch crossing in > 99 % of cases for energies as low as 4
November 1992 tests with a 25 ns bunch-crossing period, a simple peak-finding algorithm
obtained, even for relatively small deposited energies. For example, using data from the
fraction discriminator and a deconvolution filter. Very encouraging results have been
Algorithms studied include a peak-finding algorithm, a zero-crossing identifier, a constant
detail in Ref. [18].
and 15 ns sampling periods. The studies using the November 1992 data are described in
with the data recorded in the November 1992 and April 1993 beam tests, with both 25 ns
signal processing algorithms. These algorithms have been simulated in software and tested
Investigations are therefore being made into bunch-crossing identification using digital
the trigger processors, since the signal need only be ¤·ansmitted for one bunch crossing.
to be fired for a number of consecutive bunch crossings. It may also reduce the data rate to
bunch crossing simplifies the trigger, since otherwise a large pulse would cause the nigger
period, as shown in Figure 10. The unambiguous association of such signals to a unique
The pulses from many proposed LHC calorimeters are longer than the bunch-crossing
a "hit" from the trigger processor.
Figure 17: Energy in isolation window for events with (solid line) and without (dashed line)
lsolotlon Sum (FADC Counts)
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102
corresponds to approximately 150 GeV (after pedestal subtraction).
RD27 e.m. cluster trigger was fired. The trigger threshold in this run, 200 counts,
two calorimeters (pions). Figure 18b shows the same distribution for events in which the
no energy in either calorimeter (muons), and events in which energy is shared between the
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external electronics separately for the tive layers in depth, requiring further analogue
towers of area 6 >< 5 cm2. The trigger signals from the calorimeter are delivered to the
The TGT prototype contains electronics in which readout cells are summed to form trigger
triggering was performed by RD27.
parallel with the RD33 calorimeter performance measurements, a test of its features for
A prototype TGT calorimeter [19] was installed in an SPS test beam in late June 1993. In
Tests with the RD33 TGT calorimeter
(upper trace) and the output of the trigger processor (lower trace).
Figure 19: Oscilloscope photograph showing calorimeter pulse at input to trigger FADC
t§Ei\1411L*E
cluster "hit".
Figure 18: Energy in ECAL versus HCAL (a) for all events and (b) for events with e.m.
_ _ Events with trigger set
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of the asynchronous link four words deep, the fraction of data which are lost can be reduced
parallel conversion and tag-matching are required. With derandomizing buffers at each end
channel will be sent as a single, zero—suppressed 160 Mbits/s serial stream. Thus serial-to
reduce the number of input/output (I/O) pins and the bandwidth, the information for each
total of 98 channels (7 >< 7 trigger cells for each of the e.m. and hadronic calorimeters). To
including hadronic information. This means that it must examine the transverse energy in a
The cluster-finding ASIC will do the required processing for 16 e.m. trigger channels,
E .M . clusterfinding ASIC
there would be 64 in total (see below).
them to electrical signals. There is one receiver module per cluster processor module, so
from the ADC system. If the connections are optical, the receiver module must convert
A receiver module will take in digitised, serialised, zero·suppressed data at 160 Mbits/s
Receiver module
will be under 500 ns.
shows a block diagram of the trigger processor system. The total latency of this processor
will use four different ASIC designs and seven different circuit board designs. Figure 20
electronics. The remaining electronics will be housed in two further crates. The processor
logic is the most demanding part of the system, and will consist of four crates of
The processor consists of e.m. cluster logic, jet logic and missing-ET logic. The e.m. cluster
on technology available now or in the near future.
available. However, it should be stressed that the present design looks feasible and is based
evolve as our studies and prototype work progress and also as new technology becomes
level calorimeter trigger processor; more detail is given in [20]. This design will, of course,
We briefly describe here a preliminary, but fairly complete, design for a bit-parallel frrst
Bit-parallel processor design study
period at the end of June 1993. The analysis of the data which were collected is in progress.
The full trigger system was installed in the North Area at CERN for the TGT test-beam
Digitisation and transmission to the cluster finder showed satisfactory results.
test beam. Analogue trigger signals from the TGT were simulated with a pulse generator.
All components of the trigger system were tested in the laboratory prior to installation at the
A Macintosh software package was used for data acquisition in the RD33/RD27 joint test.
distribution to the cluster-finding modules is performed, were also built for these tests.
boards to the special backplane of the trigger processor demonstrator, on which signal
consists of a VME crate housing eight FADC modules (two channels per module). Interface
the digitisation history back to triggering pulse and beyond. The complete FADC system
extemal STOP signal. The memory serves as a debugging aid for the apparatus by showing
the FADC digitisations in a 256-word circular buffer until the content is frozen by an
analogue—sum signal at 40 MHz produced by a free-running clock. A fast memory stores
and shaping is performed before the signal is digitised by an 8-bit FADC sampling the
We built VME boards which receive the tive analogue signals from a TGT tower. Summing
window.
minimum number needed to feed one of the cluster-finding ASICs including the isolation
summation before digitisation. The total number of trigger towers is 4 >< 4, which is the
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section is 0.2%.
The fraction of data which are lost under the very pessimistic assumptions discussed in the simulation
will be sent to the missing-ET module. A total of eight such modules would be required.
carry out addition using adder ASICs. The twos-complement results of this adding process
The results module will receive E X or E y values from 16 cluster processor modules and
Results module
components, Ex and Ey. A total of 64 such modules would be required.
to combine the ET sums from the ASICs, as well as look-up tables to convert ET to its
The cluster processor module will contain four cluster-iinding ASICs and one adder ASIC
E .m. cluster processor module
Figure 20: First-level calorimeter trigger system.
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pipeline stages and so doing more processing Per stage.
(the first prototype already runs at more than 67 MHz) or by reducing the number of
The trigger latency could be reduced by either running the cluster-finding ASICs at 80 MHz
of 256 ASICs would be needed to process the entire calorimeter.
at 40 MHz. We anticipate using a 0.5 um CMOS gate array with up to 820k gates. A total
clock is needed for the serial input and output links, but the intemal logic will probably run
threshold) as hits and as a "region-of-interest" array for the level-2 trigger. A 160 MHz
The ASIC will produce results for eight sets of threshold values (cluster threshold, isolation
LHC luminosity; the fact that this threshold is programmable gives additional safety.
to a negligible level3 for a zero-suppression threshold of ET = l GeV even at the highest
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connectors.
Such back-to-back connections are possible using commercial technology such as Molex Omnigrid 2.5
satisfactory performance, at least for high-luminosity physics.
corresponding to the OR of hits from an ASIC for a given threshold. Simulation has shown that this gives
For the e.m. cluster counting, the declustering logic acts on a granularity of 4 >< 4 trigger cells,
missing-ET module.
The e.m. cluster-counting crate will include eight cluster-counting modules and the
counting modules needed for jets.
The jet processor crate will include eight jet—processor modules and the eight cluster
back via the backplane connectors? There will also be two results modules.
modules. The receiver modules and the cluster processor modules will be plugged back—to—
trigger cells. In each crate there will be 16 cluster processor modules and 16 receiver
The four e.m. cluster-processor crates will each process 1024 e.m. and 1024 hadronic
System crates
A built-in CPU might be used to control and format the data and to provide test facilities.
communication with the trigger modules and to provide an interface to the level-2 trigger.
Each crate will be organised by a readout and crate controller module to allow
Reddout and crate controller module
total of eight e.m. and eight jet cluster-countin g modules would be required.
will be used. Each veto ASIC will process 16 pixels, so each module will have 16 ASICs. A
logic will be implemented on a veto ASIC, and to complete the counting an adder ASIC
the multiplicity with eight multiplicity-threshold values. Part of the vetoing and counting
modules4 or the jet-processor modules and count non—vetoed pixels. It will then compare
The module will examine a 256—pixel array of hits from either the e.m. cluster-processor
cluster-counting, or "declustering", electronics for jets and e.m. clusters will be identical.
contiguous hits. Therefore a "veto" procedure to look for "comers" will be used. The
Simply counting e.m. or jet hits would result in an overestimate due to double-counting of
Cluster-counting module
processor modules.
Approximately 30 of these jet ASICs are needed in the system, mounted on about eight jet
using data from 4 >< 4 of the 13-bit sum areas, i.e. a total of nine jet windows.
compared to eight threshold values. A jet ASIC will be designed to perform this algorithm
These areas will be further summed into 2 x 2 sliding windows, each of which will be
channel areas of the calorimeter that are available from the cluster processor modules.
The jet algorithm will be performed using the 13-bit ET sums calculated over 4 x 4 trigger
J et processor module
look-up tables. Only one such module would be required.
testing the missing transverse energy ET = (E X+ Ey)against four thresholds using2 21/2
eight results modules and carry out further addition using the adder ASICs before finally
The function of the missing-ET module is to receive the partial Ex and EV sums from the
Missing-ET module
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located there in the final design. This is illustrated in Figure 21.
onto the same type of chip other functions that we want to test but which would not be
minimise the cost of the new ASIC we will stay with one channel per chip, and also put
of the system and its interconnections is a relatively straightforward task. Thus, in order to
and we believe that putting more channels onto one ASIC in order to reduce the overall size
clustering algorithm has been adequately demonstrated by the existing prototype system,
The new ASIC would be designed explicitly as a test bench. We feel that our e.m.
Figure 21: Phase—2 demonstrator ASIC.
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digitisation elecuonics and the level—l processors should be electrical or optical.
To address the question of whether the high—speed links between the front-end
crossing identification using various algorithms.
To include a custom digital signal processor in order to implement and test bunch
asynchronous serial data transfer to reduce the number of interconnections required.
To demonstrate our data sparsification scheme, using zero-suppression and
speed ASIC together with associated support modules. The aims are:
building a phase-2 bit—parallel demonstrator system. This would be based on a new, high
before a full level-1 system could be designed and constructed. We therefore propose
We have identified several key areas of the bit—parallel processor that require further study
Proposal for future work
Thc crates will bc 450 mm high (18SU) with 20 slots.
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electrical. The cluster processor module will receive the serial data via a receive interface
interface module on 36 serial links at 160 Mbits/s/link; these links could be optical or
data from the 36 FADC channels and will transmit the processed data via a transmit
mode, which will only use the transmit block of the ASICs. It will receive 8-bit parallel
system. The receiver/transmitter (RT) module will have nine of the ASICs in transmit (T)
area of the calorimeter using nine ASICs. Figure 22 shows a block diagram of the new
The demonstrator system would be similar to the existing one, which fully processes a 3 >< 3















ASIC on a 34k, 0.5 um CMOS gate array.
ASIC) the I/O pin count could be reduced by 36. We are considering implementing the
pins (the transmit block and receive block would not be used at the same time on the same
This ASIC requires about 63 inputs and 51 outputs. By using bi—directional pins and sharing
least for one channel.
If gate counts permit, we might also include bunch-crossing identification logic, at
cluster-processing for a 4 >< 4 area as in the first prototype system.
"Algorithm" block: receive data as above for 16 e.m. trigger channels and perform
buffer (FIFO) and tag-match.
"Receive" block: receive data at 160 Mbits/s, perform serial-to-parallel conversion,
experiment
Mbits/s. This section would actually be part of the ADC system in an LHC
zero suppression, tag, do parallel-to—seria1 conversion, and transmit serial data at 160
"Transmit” block: receive and buffer (FIFO) 8-bit wide data at 40 Mbytes/s, perform
The critical functions that wc would like to test are:
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Calorimeter trigger preprocessors
components:
A calorimeter trigger processor system can be said to consist of three major system
The major components of the trigger processor system
certainly not trivial, but it is within limits of present technology.
concentration implies a high level of complexity. At the clock rates considered this is
allowing a large portion of the post-processing to be included as well. However, this
Concentrating many trigger cell calculations to one module has the added advantage of
logic density that can be achieved with bit-serial processing.
because it naturally uses serial data input (allowing many inputs) and because of the high
(infinitely large calculation unit). A bit-serial architecture performs well in this respect
from 1:32 for a single processing element per processing unit, to 1:2 in the optimal case
implementation, measured as number of results per input connection, increases drastically
processing of many trigger cells in each calculation unit. The efficiency of the
environment operations in the electron algorithm. Such operations favour the parallel
A further advantage of the bit-serial approach results from the presence of point-by-point
part suitable for bit-serial operations and a bit-parallel part for the remainder.
and for the final vectorial addition. The jet algorithm can similarly be factorized into a main
can then be converted to bit-parallel representation for multiplication with sinqn and cosq)
cells along the axial (1]) direction, well suited for bit-serial operations. These partial sums
so that the bulk of this processing is in initial additions of transverse energies from trigger
The missing-ET calculation is also made up mostly of additions. The logic can be arranged
in bit-parallel mode, using table look-up.
trigger processor for evaluation. Of these operations only the classification has to be done
number of different classification instances. These numbers are then fed to the central
energy electrons with medium isolation, etc. The final operation is to count the global
trigger cell classification, e. g. representing high-energy electrons with good isolation, high
by comparisons to fixed limits. The compound category codes are then converted into a
hadronic sum for each trigger cell. The results of these operations are placed in categories
"environment sums" — two 2-cell e.m. cluster sums, one l2—cell e.m. sum and one 16-cell
A Most of the electron identification processing occurs in the initial calculations of
should be partitioned to minimise the number of transitions between representations.
conversions is therefore necessary. Since these conversions introduce latency, the system
a bit-parallel mode. A hybrid solution with serial-to-parallel and parallel-to-serial
However, some operations (e. g. table look-ups) are, for practical reasons, best performed in
serial data representation, both with respect to the gate count and the overall latency.
The calorimeter trigger algorithms are such that most parts benefit from the use of a bit
Advantages and disadvantages of a bit-serial calorimeter trigger processor
Bit-serial processor design study
the pedestals before zero suppression.
Look-up tables may be included between the FADC system and the RT module to subtract
design of the interface modules will depend on whether the links are optical or electrical.
receive block and the cluster algorithm block to carry out the cluster-finding algorithm. The
module and will have nine ASICs in receive (R) mode, which means that they will use the
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calorimeter processor as such by exercising all functional parts.
later step would then be a functional demonstrator that proves the feasibility of the bit-serial
most tech-nical uncertainties involved in the construction of a functional demonstrator. A
and out from the MCMs will be evaluated. The aim is that these results should eliminate
fibre connectors on MCM substrates, optical I/O, and high-speed transfers on the substrate
A technical demonstrator is being constructed in which critical technical solutions such as
are possible when using a parallel data representation.
data representation which allows higher processing rates and more compact designs than
optic input (162 fibres), with several high-speed ASICs. Most of the latter use a bit—serial
The design is based on a combination of multi-chip modules (MCMs) with massive fibre
cost.
gain in physics output associated with such expansions and relate them to the increased
more detailed jet calculations (e. g. di-jet mass cuts). It is important to evaluate the potential
several respects - higher spatial resolution, higher precision, more complex algorithms and
reduction in cost. An important additional feature is that the design may allow expansion in
traditional designs. It is hoped that this size reduction will be accompanied by a significant
possible to considerably reduce the physical size of the trigger processor compared to more
advanced electronic and electro—optic components, and related construction techniques, it is
architecture has been suggested [21], as illustrated in Figure 23. By relying on new
A preliminary but fairly complete calorimeter processor design based on a bit—serial
The proposed bit-serial calorimeter processor system
capability.
Whether or not the fan-out can occur by splitting the transmission lines depends on drive
and crates, introducing additional complexity as well as potential reliability problems.
after transmission. The latter case will require considerable communication between boards
that are required in different computation units. The fan-out can be done before, during or
areas on the calorimeter surface. This problem can be taken care of by fanning out channels
identification algorithm. Thus each computation unit requires information from overlapping
Connectivity presents a problem due to the environment operations present in the electron
fault tolerance. The viability of this approach remains to be determined.
significantly reducing cost. Disadvantages are increased complexity, latency and reduced
the transmission rate on each fibre or to reduce the number of fibres, in both cases
Including data compression will reduce the required bandwidth which can be used to lower
be solved before sufficiently inexpensive electro-optical components will be available.
sufficiently radiation tolerant if necessary. However, several practical problems remain to
method of choice. It is compact, allows high transmission rates and can be made
conversion from electronic to optical signals. Optical transmission is for several reasons the
suitable for transmission. This may include serialisation, data compression and media
decoding. The data encoding module will transform data into a physical format which is
The data transmission component contains data encoding, data transmission and data
front-ends.
trigger—cell data. These operations will probably be performed close to the calorimeter
The trigger preprocessors are responsible for merging hi gh- granularity calorimeter data into
Calorimeter nigger processor
Data transmission
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trigger preprocessors which will reside on boards together with the calorimeter front-end
The full system will contain two parts (see Figure 23). One part is the local first-level
Figure 23: Bit-serial processor system overview.
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classifying them as belonging to one of 8 energy ranges (3 bits each). Relevant range
transverse energy components, jet·supercells and clusters. These values are compressed by
transmitted to a CMOS ASIC where the trigger cell data are summed into environments,
receivers. The latter two items are located in a GaAs ASIC. The bit-serial data are then
The bit-serial data from the preprocessors arrive via optical fibres, photo detectors and
parallel outputs are shaded.
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information (ROI) for the level-2 trigger processor.
trigger processor, while a slow part is responsible for extracting region-of-interest
Figure 24, which consists of two parts. A fast part provides information for the central
The heart of the calorimeter trigger processor is the local calorimeter ASIC, illustrated in
The proposed bit-serial local calorimeter processor ASIC
ASIC for merging the output data streams.
therefore be implemented with three different ASIC types, including one multi-purpose
operating as local trigger processors. Most of the calorimeter trigger processor will
GaAs ASIC as a receiver and a farm of two identical high-speed processing ASICs
create with 100 MCMs as the main processing components. These in turn will contain one
The second part is the calorimeter trigger processor itself, which will be housed in one
required by a farm of FERMI modules.
serve as a general FERMI controller since it would take care of all auxiliary functions
however, increase the number of fibre optic outputs. Such a multi-purpose MCM would
functions, second-level trigger preprocessing and system clock distribution. This will,
functions are kept in this comparatively safe environment. It may include front-end service
t`trst·level trigger. Such an MCM might also include other front-end electronics so that all
signals and with light diodes or light modulators driving up to 20 fibres as outputs to the
tolerance. These units will be implemented as MCMs with ASICs to sum front-end trigger
located on the detector, which would require a high degree of radiation hardness and fault
electronics, for example with FERMI digital front-end modules [7]. This part may be
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High- speed bit- serial operations
High-speed MCM to MCM communication via back plane
High-speed MCM to MCM communication via circuit board
High-speed communication via MCM substrate
Synchronisation of the optical signals
High-speed optical communication between MCMs at the required rates
The design aspects that will be evaluated are:
Figure 25: Two interconnected technical demonstrator MCMs.
on MCM substrate
High speed communication






transmitter chip, together with a silicon ASIC as shown in Figure 25.
the system described above. It will consist of a simple MCM with a GaAs receiver and
The technical demonstrator is aimed at evaluating critical design and hardware solutions in
The bit-serial technical demonstrazor
most of the system. The construction has been verified at a high level of abstraction.
The design has reached a relatively detailed level of description, with VI-HDL code covering
time.
interest information corresponding to affirmative level-l decisions to be extracted at a later
Each feature classification is also stored in a temporary memory which allows region-of
serves as pan of the basis for the central first-level nigger decision.
special data merge board to be combined with data from other boards. This information
merged with corresponding data from the other ASICs on the board and transmitted to a
serial data. These data streams, as well as the bit-serial transverse energy components, are
Finally the number of feature instances of different types are counted and transmitted as bit
idcntiticrs are thcn combined and uscd as indices to a feature classiiication look-up table.
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developing a dedicated track—findin g ASIC as described below.
tested at the RD5 test beam later this year. In 1994, we plan to upgrade the system by
A first prototype demonstrator muon nigger is currently under construction and will be
pT muons for B physics.
photons and neutrons in the experimental area, and the special problems of triggers for low
include the implications of the high rate of hits in the muon detectors due to low-energy
are performing, will continue during the coming year. Issues that are currently under study
by members of our collaboration. This work, which influences the design studies that we
Extensive muon trigger simulation studies have been performed in the context of ATLAS
from different parts of the detector.
the design. In particular, one has to be able to control the relative phase of signals coming
detectors on which the nigger electronics will be disnibuted has to be taken into account in
overall jitter in time (well under 25 ns). The very large area of the envisaged muon
system. It is achieved by means of a detector and signal processing system giving low ,
The association of the track to a unique bunch crossing is an essential feature of the trigger
and multi—muon triggers.
rate. A multi-threshold capability is required since different pr cuts will be used for single
muons above the chosen transverse momentum threshold and minimise the background
assign the tracks to particular bunch crossings. The nigger must have good efficiency for
prototype. The trigger system must be able to identify muon tracks, apply p-y cuts and
We are studying muon trigger systems for LHC and implementing a demonstrator
Introduction
3. Muon Trigger
in Stockholm, and SiCon and Swedish MicroSystems from Linkoping).
design of MCMs are handled by commercial companies (the Institute for Microelectronics
order to evaluate critical technical solutions. A major part of the ASIC design and the
universities, institutes and companies with the required expertise have come together in
The technical demonstrator is an interdisciplinary project where groups from different
collaboration with several other R&D groups, notably RDl6 and RD23.
The development and evaluation of the technical demonstrator will be carried out in close
Consider the feasibility of an all-GaAs design
many moderate-speed fibre links (= 0.8 GHz)
Decide the optimum choice between using a few high-speed fibre links (= 10 GHz) or
also be considered:
Independently of the technical demonstrator the following more general design issues will
Investigate general problems related to integrating complex high-speed circuitry
The use of fibre splitters to provide the required data fan-out
transmitters
Comparison between LED and MQW (multiple quantum well) modulators as optical
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perfectly sharp cut [22].
muons of py > 20 GeV, the trigger rate is about four to five times higher than with a
Our simulation studies show that, after selecting the cone size to have good efficiency for
the py of the muon.
deflected more than high-py ones. The size of the accepted region therefore defines a cut on
shielding that precedes the muon detectors and by magnetic bending, low-py muons being
region as illustrated in Figure 26. Muons are deflected by multiple scattering in the
each muon hit in the first plane, a search is made in the second plane within a pre-defined
point, multiple scattering and magnetic deflection, as well as the strip width (3 cm). For
Simulation studies have been performed taking into account the spread of the interaction
detector layers in each station.
neutrons or photons can be controlled by requiring a local coincidence of hits in several
core toroid. In such a scheme, the trigger rate due to random hits induced by low—energy
ATLAS this could correspond to detector planes at the midpoint and end of the barrel air
one or more layers of strip detectors, for example RPCs (resistive-plate chambers). In
stations of muon detectors separated by about two meters. Each station can be made from
We have considered a model in which the detection of a track is performed using two
Algorithm
threshold of about py = 6 GeV.
for CP violation studies. We are currently studying the feasibility of triggering with a
However, for B physics significantly lower thresholds will be needed to maximise the rate
value is adequate for high—luminosity physics such as the interrnediate-mass Higgs search.
10cms; the corresponding rate for a dimuon selection is negligible. This threshold34 ‘2‘1
ml < 3 is about l kHz assuming a perfectly sharp threshold and for a luminosity of
Calculations indicate that the rate for an inclusive muon selection with py > 20 GeV and
Cosmic-ray muons
Beam halo
studying the implications for the design of the muon trigger.
10 — 100 Hz/cmz, far higher than the rate due to other sources. We are currently
that the rate of hits in the muon chambers due to this background could be as high as
in the forward regions of the experiment. Recent preliminary estimates [23] indicate
Low-energy photons and neutrons present in the cavern, primarily due to interactions
backgrounds are significant only at low transverse momenta (py < 6 GeV).
central cavity and punch-through from hadron showers in the calorimeter. These
Secondary muons, produced by decays of charged pions and kaons in flight in the
decays [22].
the Drell-Yan processes. The dominant contribution is due to beauty (and charm)
Semileptonic decays of heavy-flavour particles; leptonic decays of W and Z bosons;
following:
evaluate the flux of particles impinging on the muon detectors. This flux is composed of the
In order to dcfmc thc rcquircd pcrformancc of thc muon trigger system it is important to
Muon rates and background flux
Muon trigger simulation
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is used for triggering ("stand-alone system"), or where the same detector is used for
any kind of wire or strip detector. It can be used in experiments where a dedicated detector
Our proposed algorithm for track iindin g and applying py cuts can in principle be used with
Logic Devices, having a delay time of 12 ns and a jitter of 2 ns.
RPC walls. In WA92, the coincidence matrix is made using commercial Programmable
This experiment has been running for about two years, using a muon trigger based on two
Members of our collaboration have successfully implemented a similar trigger in WA92.










shown in Figure 27.
corresponding to different cuts on PT, can be programmed in the coincidence matrix as
number of strips in the second plane. Different regions in the second detector layer,
matrices. Signals from strips in the first plane are put in coincidence with the "OR" of a
The trigger algorithm described above can be implemented by means of coincidence
Track detection and pr cut
System Design Studies
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last to receive the clock, the zone next to this will receive the clock one bunch-crossing
next is equal to one bunch-crossing period. In this way, the most remote zone will be the
apparatus into "zones", so that the propagation time of the clock signal from one zone to the
For the synchronisation of the system, we plan to make a logical subdivision of our
bunch-crossing period).
of flight of particles through the apparatus (this difference can be of the same order of the
system, the distribution of the machine clock over a very large area, and differences in time
We have to take into account two fundamental aspects of the "synchronisation" of the
System synchronisation
zone of the matrix, a trigger signal is generated.
generated on the first plane to the second one). If there is a coincidence in a programmed
through the apparatus partially compensates for the time taken to transmit the signal
arrive at the inputs of the matrix almost simultaneously (the flight time of the particle
a similar signal generated by the same particle hitting the second plane. The two signals
coincidence matrix located on the second detector plane. The y input of the matrix receives
plane, a digital signal of about 20 ns duration is generated and sent to the x input of a
Bunch-crossing identification is perfomred as follows. When a particle hits the first detector
period.
resolution of the trigger system is well within the 25 ns given by the LHC bunch-crossing
in the chamber. We are considering electronics which has a jitter of = 2 ns so that the time
in the propagation time of the signal of 10 ns, depending on the position of the muon track
resolution of about 3 ns, and where the length of the strips (2 m) corresponds to a variation
We have studied a stand-alone trigger based on an RPC system, which has an intrinsic time
system.
for the flight time of the muons and signal propagation delays within the muon trigger
bunch-crossing identification relatively straightforward, although allowance has to be made
with a time resolution much less than the bunch-crossing period. This makes the problem of
A stand-alone muon trigger system can make use of a very fast detector, for example RPCs,
Unique bunch-crossing idennfication
A functionality has been performed.
preliminary investigation of the feasibility of building ASICs with the required
compared to two parameters (bunch-crossing number and position) in the H1 case. A
parameters (bunch-crossing number, position and angle) in each drift-chamber superlayer,
relatively well defined. In effect, the trigger logic for LHC would have to determine three
angles. In contrast, in H1 the angle at which the muons impinge on the chambers is
muons of relatively low pr ( = 6 GeV), the muons are deflected in the spectrometer by large
significantly complicate the design of such a trigger for LHC. Furthermore, considering
drift-cell geometries under consideration for the detectors, and the large number of channels
on the precision measurement detectors. The short bunch-crossing period, the non—planar
experience, we are studying the feasibility of making a level-1 muon trigger for LHC based
for the H1 experiment, which includes bunch-crossing identification logic. Building on this
Members of our collaboration provided the drift—chamber—based forward muon trigger [24]
bunch crossing as discussed below.
drift-charnbers, careful consideration has to be given to the problem of identifying the
triggering and precision measurement ("integrated system"). However, when used with
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which is relatively easy to implement.
The board housing the electronics must also be time compensated, but this is a systematic compensation
about 0.1 x 0.1.
matrix of 32 >< 64, the zone covered by an ROI corresponds to an 11 — tp segmentation of
system, where RPCs with strips of 2 m length and 3 cm pitch are used with a coincidence
implementation. For example, in the case of the proposed ATLAS stand-alone triggering
coincidence matrix and its extension in 1] and ¢ will depend on the specific trigger
by the level-2 nigger. In our design, the ROI corresponds to a region covered by a single
crossing from which it originated. This "Region of Interest" (ROI) information can be used
The trigger system contains information on the position of each muon, its p-; and the bunch
The Region of Interest
Figure 28: System synchronisation.
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and by adjusting the programmable delays.
be possible to correctly "time in" the trigger system by analysing the time-interpolator data
trigger gives the exact time of arrival of the trigger pulse within the bunch crossing. It will
the machine frequency as shown in Figure 29. The value of the time interpolator for each
interpolator for each zone, synchronous with the machine clock and running at four times
generating artificial triggers for calibrating the electronics. In addition, we include a time
the programmable delays discussed above. It is necessary to have the possibility of
We have considered the need for a calibration system to determine the correct settings for
delays will be used adding flexibility to the system.
the apparatus an additional delay is added to the clock entering each zone. Programmable
illustrated in Figure 286. To compensate for different times of flight of the particles through
the input to each zone an electronic delay of an integer number of bunch crossings as
earlier and so on. The differences in propagation delays are compensated by introducing at
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the possibility of making 32 programmable connections between inputs and outputs. The
matrix (Figure 31) which is implemented using four GaAs cross-bar switches, each having
acquisition system by an optical link. The most demanding board contains the coincidence
support modules with interconnections between them. It is linked to the RD5 data
Our demonstrator system is being implemented on five boards, mounted on two VME
bunch-crossing period.
will thus be available. We will check that this distribution is narrower than the 25 ns LHC
logic. The distribution of the time difference between the beam trigger and the muon trigger
arrival of the RD5 beam trigger, generated from beam hodoscopes using very low jitter
times the LHC frequency (160 MHz), is recorded in a memory. We also record the time of
coincidence matrix, its time of validation, measured by means of a counter running at four
with very fast GaAs commercial components. Whenever a trigger is validated by the
planes of RPCs that are separated by 2 m are sent to a coincidence matrix, implemented
The working principle of the demonstrator is illustrated in Figure 30. The outputs of two
in September 1993.
trigger electronics is well advanced and we expect to be ready for the next RD5 run period
implemented, based on large-area RPCs already installed in RD5. Construction of the
A system to demonstrate the feasibility of the trigger described above is being
Muon trigger demonstrator
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that will generate the global muon trigger infomation that is passed to the level-1 central
pq-. The information coming from the different sectors is sent to the central muon processor
number of triggered muons for every bunch-crossing, and their ROI information including
fom about ten "sectors" of trigger infomation. For each sector the system will give the
data for ~ 103 ROIs will be generated. These will be arranged in groups of roughly 100, to
The ROI is the elementary unit of trigger processing in our design. In the case of ATLAS,
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have therefore performed feasibility studies for an integrated coincidence array.
discrete cross-bar switches would require an unacceptably large amount of electronics. We
thresholds, using different coincidence patterns. Implementing such a muon trigger using
up to thirty-two cells in the outer plane, and the trigger will provide several momentum
In the proposed LHC muon trigger, each inner cell will have to be put in coincidence with
in the second (outer) plane to be put in coincidence with one in the first (inner) plane.
switches which, with the addition of external logic, will allow hits in up to four trigger cells
The first RPC-based muon trigger demonstrator will use four cornrnercial GaAs cross-bar
Chip Design Studies

















l COINCIDENCE Plane 2 _ MATRIX
GaAs
Plane 1
interpolator counter, the memories, and the control logic.
other four boards of the demonstrator contain the cluster finding and pq- encoding, the time
cross·bar output with the strips of the second plane to obtain the programmed trigger. The
region of four strips in width. It is then sufficient to make a bit-to-bit coincidence of the
way we map the t`1rst plane onto the second, by generating for each strip of the first plane a
cross-bar is programmed to connect each of 32 strips from first plane to four outputs. In this
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The CTP should introduce only a minimum of additional latency.
also be implemented, keeping in mind the following concerns:
All these features are foreseen in the CTP architecture (Figure 32), and at a later stage will
scalers.
combinations, final output decision); this latter measurement can be done by means of
and also to count the frequency of occurrence of various features (input patterns, internal
prescaling. For reasons of testability, it should be possible to monitor all parts of the CTP
of high-rate and/or less interesting (but retained) combinations; this can be implemented by
form the final level—1 trigger decision. Another function of the CTP is to allow for filtering
that determines which of the many different combinations of SDPs should be retained to
take place. The second task of the CTP is, of course, represented by the decision logic itself,
subtrigger data belonging to the same bunch crossing arrive in phase before a decision can
available at different times, the first task of the CTP is to equalise latencies so that all
fully synchronous, 40 MHz processor. As the SDPs from different subtrigger processors are
processors. It makes this decision for each beam crossing, and may therefore be seen as a
subtrigger data pattems (SDP) received from subtrigger (e.g. calorimeter or muon)
A The level-1 central trigger processor (CTP) forms the final level-1 trigger decision from
Introduction
4. Central Trigger Processor
feasibility of an ASIC for bunch-crossing identification using drift chambers.
In parallel with the above studies for a track-finding ASIC, we have been investigating the
designed and manufactured for use in a test beam in summer 1994.
Subject to the obtaining the required funding, we hope that a demonstrator ASIC can be
pr thresholds.
characteristics: Eight inputs from the first plane, 16 inputs from the second plane and two
quotations are being sought from Fujitsu and TriQuint for arrays with the following
suitable for LHC. Work is underway to investigate these trade-offs. For example new
with the aim of demonstrating the feasibility of a large, multi—threshold coincidence array
an acceptable level the specification must be scaled down, but it must still be consistent
of the characteristics required for the final nigger. To reduce the cost of the demonstrator to
large devices in these technologies does not allow the production of a demonstrator with all
Our conclusion is that such a device is feasible. However the high development cost of
TriQuint 0.7p.m serni-custom GaAs
Fujitsu 0.5ttm GaAs gate array
which the following two are the most promising:
Our feasibility study investigated implementing such a device in several technologies of
used to more accurately determine the pr of the muon in subsequent logic.
input pattems that satisfied the trigger for the given threshold. The latter infomation can be
The outputs from the device are an indication of which threshold level was satisfied and the
should withstand the radiation levels on the detector.
skew on the propagation delay from the input to output should be minimised; the device
inputs from the first plane, 64 inputs from the second plane and three pq- thresholds; the
The typical characteristics of a coincidence array for LHC are the following: Thirty-two
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arriving SDP patterns.
pipeline is 24, allowing compensation of latency differences of up to 600 ns between
the SDP a whole number of bunch crossing periods. A suggested maximum length for this
with a variable, programmable depth. This circuit is required to add to the arrival time of
The second circuit is a variable length pipeline (VLP) which can be thought of as a FIFO
our purposes, it could perhaps be used in the CTP.
studied by RDl2. Although the RDI2 version is of higher performance than required for
period, e.g. 30 ns, would suffice. Such a programmable delay circuit [26] is presently being
this frrst synchronisation and that a maximum range of a little more than a bunch crossing
register. It is currently felt that steps of the order of 2.5 ns should be adequate to perform
to each individual SDP arrival time, so that the SDP data can be safely strobed into a
CTP clock (simply called "BC" in the diagram as it is related to the bunch crossing clock)
The first circuit is a "phase adjust" (PA) circuit which will tune the timing of the intemal
synchronisation process by means of two circuits.
in phase before any logic decision can take place. We plan to implement this
the latency of the particular subtrigger processor. Therefore, these data pattems must be put
the particles, the response time of the detectors, various electronics and cable delays, and
arrive at different times depending on a number of parameters such as the time-of-flight of
assumed to be either 4 bits or 8 bits wide. The SDPs belonging to the same bunch crossing
The data pattems (SDPs) coming from various subtrigger processors are for the moment
Synchranisation Circuits:
shows the proposed architecture for the CTP.
described in more detail by an intemal RD27 note [25]. The block diagram of Figure 32
Current thinking on the CTP module, later on referred to as "CTP" for simplicity, is
General Description ofthe CTP
experiments, and the short bunch-crossin g period of LHC provides additional challenges.
processing and pipelined readout is a significant complication compared to traditional
and provide a useful starting point for LHC studies. The requirement of pipelined
Relatively complex central trigger processors are already in use in experiments at HERA
complete trigger system.
integrated in a wider environment and be used for the description and simulation of a
implementation of FPGAs and ASICs. Also, a VHDL description of the CTP could later be
project, in the sharing of the work to be done at various stages, and in the final
level (implementation of various parts). This approach will help us in the definition of the
VHDL language for modelling and simulation at both high-level (architecture) and low
We plan to design the CTP with a top-down approach. This will be achieved by using the
give extra functionality at the expense of increased latency.
number of SDPs. It should also be possible to put several CTP modules in series to
to operate several CTP "modules" in parallel in order to handle any reasonable
The CTP should be modular and permit some kind of scalability. It should be possible
and testing.
The CTP should be fully programmable and allow for parameter entry, monitoring
-Figure 32: Block diagram of central trigger logic.
VLP .......... Variable Length Pipeline register
GEN. VETO .... Veto Level 2




PA ........... Phase adjust circuit
OR32 ......... 32 input OR gate
MON .......... Monitoring system
LUT .......... Look Up Table
LEVEL 2 ...... Level2 trigger processors
F/F .......... Flip-flop
CTR .......... Counter
CONTR ........ Control system
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Speed and reliability are therefore two essential objectives of this work, cost arguments for
and therefore should be able to run at sustained data rates without any need for intervention.
extremely crucial function. The CTP will be situated in the vicinity of the LHC machine,
In the context of an LHC experiment, the CTP is "critical" in the sense that it fulfils an
Critical Components:
extensive study.
system, reliability will be of major concern, and testability aspects will also require
distribution system. Last but not least, as the CTP will be a key component in the trigger
subtrigger processors, and to the level-2 trigger processor and the overall timing
receivers and drivers will be needed for fast and reliable signal transmission from the
"hooks" have also to be included for the control and the readout of the CTP. Suitable
such as registers, gates, flip-flops, CIC. Although not shown on the diagram, various obvious
Apart from the above—mentioned circuits, some "glue logic" will be required in the CTP
Miscellaneous Logic
long periods of time.
LHC turn. Subsequent logic combines the scaler data, maintaining totals integrated over
throughout all stages of the CTP. They are in principle read out and cleared once every
tuning of the level-1 trigger system. As shown in the block diagram, they are profusely used
rates of various intemal trigger patterns, which will probably prove to be essential for fine
Sealers are an important ingredient of the CTP as they allow for real-time monitoring of the
vetoed by individual control signals.
reduction of the trigger source candidates. It is noted, however, that these can already be
32, prescalers might also be required at the output of the trigger register to perform a rate
to be transferred to the decision logic. Although not shown in the block diagram of Figure
occurrences of selected subtrigger data patterns, allowing only a small percentage of them
Programmable prescalers are necessary to reduce trigger rates by filtering out most
Prescalers and S calers
indicated above should this be necessary.
worth noting that the system will be scalable allowing larger values for N and M than
ASICs might still be interesting from the point of view of reliability, speed and space. It is
commercially available parts such as RAMs, registers, gates, etc. However, the design of
It seems possible at this stage to implement all elements of the decision logic with
output of the AND is finally strobed at an appropriate time into the level-1-accept flip-flop.
ORed together , and the resulting signal may itself be ANDed with a global veto signal. The
logic before being stored in the trigger register (TR). All outputs of the trigger register are
ANDed with an equivalent number of individual veto signals generated by external control
source signal for a level-] trigger signal is present. These M trigger candidates are first
of SDPs (in coincidence, veto or "don’t care") has been recognised, and that a candidate
pattem of M bits (e.g. M = 32), where each bit indicates that a predetermined combination
simply represented in the diagram by a look-up table (LUT). The output of the LUT is a
which is N bits wide (e.g. N = 32), and be presented to the decision logic itself, which is
phase. They can then be strobed at an appropriate time into the alignment register (AR)
After having passed through the synchronisation circuits, all subtrigger data pattems are in
Decision Logic
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similar reasons as for the sealer circuit, the dynamic range of the prescaler has been fixed to
The architecture of a possible ASIC design for a prescaler is shown in Figure 36. For
one LHC turn.
range, allowing them to count any number of possible interesting bunch crossings within
easily be extended to several cascaded sealer chips. The scalers have a I2-bit dynamic
of the chip is foreseen for reasons of simplicity and connectivity. This readout process can
It should be noted that with both sealer circuit options, sequential readout of all the scalers
possible expense of a reduced number of scalers per chip compared to the first option
the scaling from the readout functions in two different and independent stages, at the
actually equal to a whole LHC revolution period, i.e. 88.924 us; this is achieved by splitting
With the second option shown in Figure 35, the available time for readout is longer and
of 3.17 us, corresponding to the 127 missing bunches at the end of each LHC tum [27].
shown in Figure 34, all sealer values of the CTP have to be read out during a time window
ASIC designs for a sealer circuit are shown in Figures 34 and 35: With the first option
A reliability and signal speed degradation, to integrate these circuits of the CTP. Two possible
to reduce interconnection problems which are a well-known potential cause for poor
As both scalers and presealers are required in large numbers, it seems imperative, in order
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implementation of a cascadable 4-bit VLP slice ASIC.
Figure 33 suggests a possibleavailable, and a special study is therefore required.
It seems that a circuit having the functionality of a VLP is not presently commercially
seems appropriate — the variable length pipeline (VLP), the sealer and the prescaler.
Three critical components have been identified up to now for which an integrated solution
reliability of the CT P.
integration, we think that it should be possible to maximise both the speed and the
such a one-off system becoming comparatively negligible. With adequate circuit
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once per tum, allowing full flexibility.
12 bits, although a lowcr number of bits may bc sufficient. The prescale value can be reset
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over an entirely passive optical fibre distribution network [28].
current approach envisages the use of laser transmitters to broadcast the required signals
identification and first-level trigger—accept signals to large numbers of channels. The
electronics at LHC detectors and for the delivery of correctly phased clock, bunch-crossing
This study aims to develop a general strategy for the synchronisation of front—end
Introduction
5. Timing, Trigger and Control Distribution System
speeds.
envisaged. By that time, new technologies will certainly offer more integration at higher
ASIC circuits with FPGAs are available, semi- or even ful1·custom designs may be
After the second year of this project and once the results of the implementation of the three
Build a test bench for these FPGA chip assemblies.
relaxed speed (e. g. 10 MHz).
Implement these three critical circuits with FPGAs (e. g. XHJNX) at a somewhat
and the prescaler.
Write a low-level VHDL description of the three critical circuits — the VLP, the sealer
Write a high-level VHDL specification of the CTP architecture.
follows:












.. 43 OCR Output
15/25 ns bunch spacing selection studies carried out by the experiment collaborations.
We are maintaining contact with our LHC machine colleagues and have contributed to the
LHC machine interface
specific choice of technology for signal distribution and processing.
system aspects of the global synchronisation problem which are less dependent on the
for timing recovery and programmable signal deskewing. We are also addressing some
network topologies, signal encoding and modulation methods and a range of technologies
silicon, InGaAs and germanium detectors in both normal and avalanche modes; a variety of
power devices; planar waveguide, gradient index lens and fused biconic taper couplers;
solutions; 830 nm and 1300 nm operation; single high—power lasers and arrays of lower
We are, for example, continuing to study monomode and multimode single and multifibre
appear.
system tradeoffs and are equipped to evaluate and embrace new developments as they
pursue our studies on a relatively broad front so that we have experience of the relevant
characteristics which are not specified by device manufacturers. But we have attempted to
work in order to investigate critical technical issues and evaluate performance
However, we have found it essential to carry out some detailed design and development
making premature definitive technology choices which could rapidly become obsolete.
In order to be open to such future developments, we have wherever possible refrained from
performance breakthroughs in this application.
devices could at any time lead to new optoelectronic products offering system price
amplifiers, coherent heterodyne detectors, soliton generators or self electro-optic effect
multiplexing, multifibre components, optical fibre amplifiers, semiconductor optical
grating couplers, surface-emitting lasers, cube lasers, integrated optics, wavelength-division
accelerating. Current research developments in such areas as laser gate arrays, circular
of technical innovation in optoelectronic components and systems is high and still
Furthermore, in comparison with more mature electronic transmission technologies, the rate
time frame of LHC preparation.
for large particle physics detectors could become available at affordable cost during the
required for the implementation of an optical timing, trigger and control distribution system
USA [29]. These developments give grounds for optimism that the basic components
experimental installations of libre-to—the—home have already been made in Europe and the
The cost of fibre-to-the-curb reached equality with copper in early 1993 and many
speed colour fax, videophone, digital cable television distribution and video-on-demand.
residential and business services including multimedia workstation communications, high
subscriber loops within the next few years, spurred by the needs of future broadband
It is anticipated that optical fibre will be deployed extensively in telecommunications
Methodology
optical fibre paths of different lengths.
particle times-of-flight, detector and electronics delays and propagation times over the
parameters by which system synchronisation is established by compensation of the different
electronics modules to which they are connected. In particular, these data could include the
data to individually-addressed destinations in the timing receivers and the front-end
counter reset and certain test commands, the network would be used for the transmission of
In addition to broadcast signals such as the bunch—crossing clock, trigger-accept, bunch
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passive optical tree coupler the size of a cigarette pack.
installed for data readout in the opposite direction. It is possible to fan out 1:1000 by a
appropriate where it is desired to use some fibres in multifibre cables or ribbon to be
While the former configuration requires less fibre, the latter configuration could be
The optical coupler hierarchy may be distributed or concentrated at the transmitting node.
necessary.
so that in practice a small electrical fanout (from the encoder to the modulators) is still
a substantial insertion loss and must be used in an array to support the optical power level,
they cannot be modulated directly at the required frequency. Extemal modulators imroduce
sufficient to drive over 100K receivers. However, such lasers are expensive at present and
network. CW lasers are available today which can generate over 2W at 1319 nm [32],
which features the simplicity and reliability of an entirely passive all—glass distribution
then fanned out optically by a hierarchy of tree couplers. This is an elegant configuration
At one extreme the encoder could modulate the output of a single hi gh-power laser which is
implications.
___ placement of the electrical—optica1 interfaces have significant system component
end electronics by the shortest practicable route. The configuration of this fanout and
the basic topology of the network is a hybrid tree branching out from this point to the front
generated by an encoder at a single node in the vicinity of the central trigger processor and
All the signals to be transmitted over each zone of the timing distribution system will be
Network topology
ns is expected to be adequate.
case should a resolution of better than 100 ps be required and for many subdetectors a few
the time resolution of the associated subdetector. Current detector R&D suggests that in no
timing adjustment and the precision with which the timing can be tuned are a function of
system is a few hundred ps rms. Both the required resolution of the front-end electronics
At present, our general target for the allowable jitter introduced by the timing distribution
an initial spread of about 180 ps relative to the equilibrium bunch phase.
collision length for proton bunches in the LHC is expected to be 0.053 m, corresponding to
also be used to suppress any coupled bunch longitudinal instability dining coast. The rms
beam separately will provide damping of the phase oscillations just after injection and may
not be constant along one orbit. Dedicated cavities or longitudinal kickers working on each
Due to the effect of transient beam loading, the equilibrium phase of the LHC bunches will
[31].
maximum deviation, which occurs when the last batch is injected, is estimated to be 167 ps
about 1100 ps. Phase oscillations will be generated when each new batch is injected and the
and LHC machines will result in a random (but constant for one batch) error at injection of
from the SPS is expected to be about 56 ps and synchronisation errors between the SPS
our distribution system in the experimental areas. Residual phase modulation at ejection
developments will be required to transmit the required timing signals to the central point of
phase references over long optical fibre links [30] and we do not anticipate that major new
CERN has already developed techniques for the transmission of stabilised radio-frequency
synchronisation algorithms as variable.
be subject to change at least during machine development, will be treated by the system
While this parameter is now considered to be frozen, the LHC bunch structure, which will
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standard Sonet OC-3 (CCI'I'I` SDH STM-l) rate of 155.52 MBaud that an expanding range
160.32 MBaud (four times the LHC bunch—crossing rate). This is sufficiently close to the
two data channels are time-division multiplexed (TDM) and encoded biphase mark at
channel efficiency and synchronisation precision, and are currently using a scheme whereby
We are evaluating a number of signalling alternatives offering different tradeoffs between
might be available for timing, nigger and control distribution at low incremental cost.
links are deployed extensively for non-broadcast tasks like data acquisition, dark fibres
cheaper, smaller and lower power than a sin gle-fibre one. But in the event that multifibre
low-power transimpedance amplifiers before a multifibre approach would actually be
would be required in the development of ribbon fibre technology, photodetector arrays and
result in a small reduction in the receiver VLSI decoding logic. Considerable progress
Alternatively, the signals could be transmitted over a multifibre network, which would
optoelectronic detector per destination.
achieved by encoding these signals in such a way that they can be received by a single
present, an important reduction in receiver cost, power consumption, size and mass is
broadcast and individually—addressed signals to the front-end electronics modules. At
The proposed timing, trigger and control system would be able to deliver numerous
volumes and at the most competitive prices for the telecommunications market.
with the photodetectors and PINFETs which are expected to be manufactured in the highest
whereby the necessary information can be transmitted at a relatively low rate compatible
data rate capability and production volume. We have therefore implemented a scheme
consumption is sensitive to data rate capability, while receiver costs are sensitive to both
locations - radiation hardness are also important considerations. Receiver power
minimised. Low power consumption, small size, low mass and — for some detector
configuration of the proposed optical broadcast system, it is essential that their cost be
In view of the large number of optoelectronic receivers which would be required in any
Timing signal parameters
procurement.
freedom of choice of the configuration which proves least expensive at the time of final
We have therefore attempted to keep our present studies as general as possible to allow
critical areas of high-power lasers, laser arrays and more efficient laser-fibre coupling [34].
destinations. But major technical progress may be expected in the coming years in the
of driving 1000 receivers each and these must be used in arrays for larger numbers of
At present, we are working with modest directly-modulated laser diodes which are capable
numbers of laser sources and the appropriate combinations of electrical and optical fanout.
Between these extremes a range of network topologies could be implemented with different
commercially viable.
crosstalk, thermal management and packaging have to be solved before they become
diodes involves more process steps than for integrated circuits and problems of yield,
equivalent structures can be manufactured at low cost. The fabrication of arrays of laser
transmitters. This is an approach which could become feasible if laser gate arrays [33] or
onerous as it would be implemented electrically between the encoder and the many
to interconnect every transmitter—receiver pair. In this case the actual fanout is more
destinations, could be installed at the transmitting node and a unique optical fibre provided
At the other extreme a large number of low-power laser sources, equal to the number of
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central trigger processor [36].
the selection of the bunch crossings to be retained for any given event can be made by the
fibre in the distribution path. Sequences of contiguous accept signals are allowable, so that
crossing intervals, to which must be added one bunch-crossing interval per 5m of optical
demodulator, demultiplexer, buffer and basic interconnections is less than two bunch
modulator, laser transmitter and fibre pi gtail, optoelectronic receiver, amplifier,
delay, from the trigger-accept input of the multiplexer through the encoder, RF amplifier,
accept signal, delivering a one-bit decision for every bunch crossing. The total A Channel
The "prompt" TDM A Channel is dedicated to the broadcasting of the first-level trigger
(delay modulation, modified frequency modulation), Miller-squared or mB/nB group codes.
enhanced (run—limited) NRZ, coded mark inversion, biphase level (Manchester), Miller
altemative line codes such as non-return-to—zero (NRZ) inverted, scrambled-NRZ,
are generated at the start and finish of every such interval, which is not the case for
shown in Figure 37. The DC offset is well bounded and timing reference signal transitions
The four encoded symbols which can be transmitted in each bunch-crossing interval are
Figure 37: Timing signal encoding.
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systems such as the central trigger processor located in its vicinity.
provides bunch counter reset and 40.08 MHz clock outputs for the synchronisation of other
with an rms error of less than 5 ps. In addition to driving the encoder, the clock generator
loop filter with low offset drift which can track an input phase velocity range of 100 ppm
source to allow testing when they are not available. The PLL employs a high gain active
which would normally receive the LHC machine signals, but which has an intemal clock
A primary PLL phase-locks the encoder 160.32 MHz VCXO to a local clock generator
but sent over a separate fibre from the clock.
compatible twin-fibre variant, the data channels would still be time-division multiplexed
the modulated signal by clock-recovery circuitry in the receivers [35]. To implement a
provide a single transmission path per destination and the timing reference is extracted from
The encoding system is self-clocking, i.e. the distribution network is only required to
could prove appropriate.
of optoelectronic components produced in increasingly high volume for Sonet applications
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separate delay compensation.
same propagation delay to any receiver as the trigger-accept signals and so does not require
different times because of the different lengths of the optical fibre paths, it experiences the
broadcast with exactly the required phase. Although this signal arrives at the receivers at
beams, other transmissions are held off so that the bunch counter reset signal can always be
During a short interval at the end of the 3.17 |.ts LHC extraction kicker gap in one of the
them.
selected subaddress of any timing receiver in the group or to broadcast a command to all of
single MOVE instruction referencing the appropriate address suffices to transfer data to a
mapped into just over 8 Mbytes of superslot address space [38] in a Macintosh computer. A
accessed by a MacVEE system, each group of up to 32K timing receivers will be directly
The B Channel serializer will initially be implemented as a VMEbus slave module. When
Figure 38: B Channel data format.
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changes of temperature, fibre tension, optical wavelength, signal amplitudes, voltage drifts
receivers transmitting fine deskew adjustments to compensate for phase wander [37] due to
assigned to the timing calibration controller, to allow it to continuously scan all the timing
transmitter controller implements priority arbitration. Highest priority would normally be
Since this channel may be shared by a number of command and data sources, the
distribution group.
256 subaddresses associated with each of up to 32K timing receivers in each timing
generates the frame format shown in Figure 38. The addressing scheme provides for up to
commands or data. The biphase mark encoder is driven by a synchronous serializer which
The B Channel transmits broadcast 7-bit commands and individually-addressed 8-bit
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is a 3—terminal "digital" Fabry-Perot device in which a small electroabsorptive modulator
attractive characteristics for a topology requiring a large electric fanout. The basic laser gate
Laser gate arrays currently under development (e.g. by AT&T Bell Laboratories) have
than those practised hitherto.
[43] is expected to lead to the development of devices at dramatically more attractive prices
changes currently restrict them to about 5 mW. Modulator research being pursued by RD23
830 nm, at which much higher laser diode powers are available, light-induced index
thermal instability. At 1300 nm their power-handling capacity can exceed 100 mW but at
incompatible with lasers coupled to multimode fibre and tend to be subject to DC drift and
part of the distribution network. Such devices are normally polarization dependent,
described, the complementary output ports of these configurations can also be used to feed
three-port electro·optic directional couplers or X-switches since, with the encoding scheme
More efficient integrated optics modulators for broadcast applications could be based on
signal which can be transmitted.
feedback noise [42] and temperature changes, which impact the stability of the timing
delay. We are studying these characteristics as well as others, such as sensitivity to optical
they exhibit mode-hopping, chirping, relaxation oscillations and pattem-sensitive tum-on
power laser diodes (which operate in multiple longitudinal modes) are directly modulated
of a second laser, but this would be an expensive approach. On the other hand when high
circumvented by operating the DPSS laser as an optical amplifier of the modulated output
loss is high (5-6 dB) and power—hand1ing capacity limited. These problems can be
external two-port interferometric Mach-Zehnder modulators could be used, their insertion
Unlike laser diodes, DPSS lasers cannot be directly modulated at 160.32 MBaud. While
diode solutions also appears increasingly promising.
using single diodes. As new devices are introduced the overall price-performance of laser
DPSS laser, the entry cost is lower because initial development work can be carried out
While arrays of such diodes are required to equal the optical power output of a 1319 nm
solid-state (DPSS) laser was abandoned in favour of work with less expensive laser diodes.
budget restrictions, the proposal to acquire a high-power CW Nd:YAG diode-pumped
broadcasting the required signals to a realistic number of front-end channels. In view of
bench environment in RDl2 [41] to the evaluation of high—power laser sources capable of
The project initially proposed [40] to extend the preliminary work undertaken in a test
Laser transmitters
the system operating margin required.
than is the actual jitter of the recovered clock, and their rate of occurrence can determine
continuously active, for cycle slips [39] are more sensitive to received signal-to-noise ratio
symbols, which represent the idle condition, are unrestricted. The phase corrector is
strings of more than ten contiguous "l0" symbols in the encoded data stream while "01’
constraints on the data structure imposed by the B channel data format, which precludes
the recovered clock. This is resolved automatically in the receivers by monitoring
With the two-channel encoding described, there is a fundamental ambiguity in the phase of
electronics of the trigger decision for bunch number 0.
bunch counter outputs are cleared synchronously with the delivery to the front-end
requires a small decoding delay, its transmission is phased such that the timing receiver
accepts. Although its duration spans ll bunch-crossing intervals and its recognition
The bunch counter reset signal is fully embedded in the data stream with the trigger
- 54 OCR Output
developing a compatible local controller for FERMI modules. While GaAs technology has
(University of Paris VI & VII) members of RDl6 are also participating with a view to
CERN ECP Microelectronics Group and Padua University/INFN (RDl2). LPNHE
and smaller physical size. The preparatory study is being carried out in collaboration with
being defined for a demonstrator ASIC which would have much lower power consumption
While the current timing receiver prototypes employ ECLIPS logic, the specifications are
Timing receivers
functions, could well appear during the time frame of our study.
VLSI package. "Smart connectors", which integrate all the standard optoelectronic receiver
tend to favour the use of extemal connectorized diodes or PINFETs closely coupled to the
PIN diodes rather directly to CMOS signal-processing circuits, optical fibre coupling issues
studied by CERN ECP Microelectronics Group. While it may be possible to bond InGaAs
Photodetector, preamplifier and timing receiver logic integration options are currently being
becoming increasingly competitive in price as they enter mainstream production.
its composition. Although the material is more expensive, InGaAs components are
outperform Si because the bandgap of the material can have different values depending on
of InGaAs is relatively high, RD12 component tests have shown that some devices
including radiation hardness [46]. Even at 830 nm, at which the light absorption coefficient
InGaAs PIN diodes are superior to Si photodiodes in most technical characteristics
at 1300 nm because the photon energy at that wavelength is less than the bandgap energy.
submicron depth has to be used, resulting in very low responsivity. Si diodes are not usable
[45]. But to achieve high-speed operation at a low bias voltage, an intrinsic region of
Si photodiodes have been successfully integrated in a standard VLSI BiCMOS technology
fabricated.
VLSI process to be used for the timing receiver logic. No such ideal devices have yet been
voltage, preferably only 3.3 V, and should ideally permit monolithic integration with the
ionising and neutron irradiation. They should have fast rise times at a low reverse bias
photodetectors used should have high optical signal sensitivity but low sensitivity to
requiring large numbers of optoelectronic receivers located at or within the detector. The
monitoring purposes, the timing distribution network may be one of the few systems
Although it is foreseen that LHC detectors will have many optical links for data readout and
Photadetectors
9 ps and from fibre dispersion about 12 ps at 1315 nm.
optoelectronic receiver used. The contribution from primary PLL and encoder jitter is about
of 35 to 100 ps has been achieved, according to the encoding system and type of
overall mis jitter from the LHC clock input to the remote recovered timing reference output
For the two-channel system transmitting PRBS data over this network at 267.2 MBaud, an
50/125 um graded-index optical fibre and two levels of 1:32 passive optical tree coupler.
it is quite feasible to broadcast to groups of 1024 channels per transmitter through 100 m of
Our experiments have shown that with direct modulation of currently available laser diodes
currently being evolved for increased array size and ease of manufacturing.
butt-coupled to fibre ribbon with v-groove optical alignment, and device packaging is
an uncritical direct ECL-level input. Monolithic arrays of 12 devices have been produced,
The absorber section saturates electrically, so that near 100% modulation is obtained with
[44] is integrated in the laser diode cavity to give it transistor-like amplifier characteristics.
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available for the selection of extemal destinations.
transmitted over the B channel and subaddresses which are not used intemally are made
well as broadcast command generation and bunch counter reset, are controlled by the data
delays and programmable-length shift registers for signal deskewing. These functions, as
optical input. The receiver incorporates a multiphase clock generator [47], programmable
Figure 39 illustrates the signals which could be provided by such an ASIC from its single
of those groups who will prefer to develop their own custom solutions.
aspects of timing, trigger and control distribution to be pursued further, to the benefit even
purpose demonstrator ASIC in the context of DRDC R&D would allow the technical
different subdetectors of even one LHC experiment. But the development of a general
inherent in a universal timing and control ASIC design would prove acceptable for all the
implementations and operating constraints it is somewhat improbable that the compromises
In view of the wide range of front-end electronics technical requirements, physical

























process which CERN hopes it will be possible to select for front—end elecnronics in due
submicron CMOS which could be readily migrated to the standard radiation—hard silicon
bccn considered, the preferred approach is to implement a first design in conventional
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deskews (which delay the bunch counter resets affecting the bunch crossing number
receiver deskew circuits. Different approaches are required for the adjustment of the coarse
adjustment of the synchronisation of the front-end channels by the tuning of the timing
An important extension of our work will be the detailed study of control procedures for the
Synchronisation acyustment
standby power consumption.
ASIC address comparison register during initialisation. Such devices are available with zero
external low-cost factory-lasered "silicon serial number" chip whose output is read into the
non—volatile radiation-hard on-chip PROM technology, this could be provided by an
Each timing receiver ASIC requires a unique 15-bit address. In the absence of a reliable
signals from the 40.08 MI-Iz clock provided by the timing receiver ASIC.
modules would incorporate their own phase-locked ring oscillators to derive the required
multiples of 40.08 MHz, or multiphase clocks for intemal logic sequencing purposes. Such
Some front-end electronics modules, such as FERMI, may require ADC control signals at
calibration controller.
compensation will be stable and not require individual attention from the main timing
active device or layout asymmetry in the clock fanout. It is assumed that such differential
distribution techniques [51] may be used to compensate for differential skew introduced by
associated with a group of many channels, adaptive clock manager [50] or inter-ASIC clock
front—end electronics systems can vary considerably. In cases where each timing receiver is
timing receiver ASIC will be implemented externally as the requirements for different
The local fanout of the 40.08 MHz clock, trigger—accept and other signals generated by the
commands is required or used individually otherwise.
is applied to aH 7 output bits, which may therefore be encoded where a large number of
without having to reload the deskew parameters used for normal running. The same deskew
compensations (excluding time-of-flight but including test signal latency, for example)
them to be used for the generation of test and calibration signals having different delay
independent deskew register for the number of bunch-crossing intervals. This is to allow
The broadcast command outputs share the fine clock phase adjustment but have an
deskewed over the bunch-crossing interval.
charge pump PLL [48] with voltage-controlled delay elements [49], is of course only
deal with deskew register rollover. The periodic clock output, which is derived from a local
flight and optical fibre path length, so that the timing calibration controller will not have to
substantial margin beyond the possible maximum variation due to differences in time-of
The delay compensation range of 16 bunch-crossing intervals (total 399 ns) allows a
bits for the phase within an interval.
over a maximum 12-bit range; 4 bits for the number of bunch-crossing intervals and up to 8
as the trigger decision and broadcast commands, will be deskewed by the timing receiver
particular propagation delay values. The bunch counter reset, and non-periodic signals such
dictated by installation convenience alone and no attempt will be made to cut them to
It is assumed that the optical fibre path lengths in the timing distribution system will be
numbered, since the actual LHC bunch structure can vary with the mode of operation.
corresponding first—level trigger decision. All 3564 "potential" bunch crossings per orbit are
integrated on-chip which generates a unique bunch crossing number synchronously with the
The bunch counter reset signal is also provided for extemal use, but a l2-bit counter is
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who are currently evaluating more powerful simulation tools such as Foresight, which it is
studies. We are collaborating with members of CERN ECP Readout Architecture Group
flexible but unsophisticated tools such as Excel, Extend and LabVIEW for our conceptual
the synchronisation adjustment algorithms. For the preliminary phase we have employed
concepts, evaluating the effects of parameter variations and analysing the performance of
Computer simulation of the timing system can be a useful tool for refining architectural
Simulation
algorithms will be required to resolve these issues.
R&D groups and teams working on front-end electronics and their signal processing
detector signals and the sampling clock. Additional studies in collaboration with detector
the property of compensating to a considerable degree for variations in phase between the
hybrid filter algorithms which are being developed [54] for processing such signals have
ADC sampling clock of 1 ns or less. On the other hand trainable FIR - order statistic
bunch crossing intervals are sensitive to phase changes between particle arrival time and
been observed [53] that even calorimeters having a response which spreads over several
characteristics of each subdetector and its front-end signal processing electronics. It has
Both the procedure and requirements for the fine tuning will be very dependent on the
end sampling phase precision because it is affected by all the variable components of delay.
through multiple detector elements may be considered to be the ultimate criterion of front
perturbations during optimisation. For the tracking detectors, high quality track fitting
adjustments continuously during data-taking, but without introducing significant spurious
calibration system be able to perform as an extremum controller [52] effecting fine tuning
expected to occur slowly during normal running, it would be very desirable that the timing
more study. Since these deskews should compensate for phase wander which may be
The adjustment of the fine deskews is a more challenging task demanding considerably
following them.
introduced by any serious asymmetry in the populations of the bunches preceding and
protons in RF buckets in the gaps (which in reality will not be completely empty) and bias
statistics for low-occupancy channels and the degradation of the "gap quality" caused by
Critical issues for this simple approach are the time required to accumulate adequate
during normal data acquisition with a physics trigger.
The crosscorrelation synchronisation check could be maintained for monitoring purposes
changes are made or a fine deskew is found to require tuning to one extremity of its range.
should require relatively little attention subsequently, except when cabling or equipment
when we have free control of the trigger to modulate the data flow. The coarse deskews
orbits, and subsequently for all the coarse deskews, would be run before any data-taking,
The setup procedures for the global phase of the bunch counter reset relative to the beam
parallel.
straightforward to implement at high speed and could be performed for many channels in
requires the accumulation of shifted and gated Boolean vectors, it is particularly
interaction region, modulated by random event statistics. Since the computation only
function of the bunch structures of the two LHC beams, and their phasing relative to the
structure with the event occurrence pattern appears promising. The latter is a known
For the coarse deskew adjustment, crosscorrelation of the complement of the SPS batch
determine the phase of the delivered clock within the bunch crossing period).
assignment and delivery of the associated trigger decision) and for the fine deskews (which
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information at several thresholds for compound triggers, production of the ROI data for
not just information for regions above the trigger thresholds. As level 1 will require
The use of ROIs involves the transfer of information at several thresholds from level 1 and
latency feature extraction machines.
be accommodated. Altematively, the information from ROIs may be routed to a few low
much lower rate (~ 1 kHz) and longer access and processing times (i.e. longer latency) can
processors (or a combination of both). Transfers of data to "local processors" take place at a
processing rates accrue. In this case, level 2 may use either special or general purpose
of interest (ROIs) are analysed at level 2 then considerable benefits in data transfer and
If level 1 is used to indicate the position of tracks or energy clusters and only these regions
form the event trigger.
data input to the processor need be connected only locally. Global connection is needed to
then to combine objects to form the event. Feature extraction is a local operation and the
combine features into objects by associating the features from different sub-detectors and
characterising the track or cluster. After reducing basic data to features, level 2 attempts to
data from a subdetector in the form of track hits or cluster pulse heights into a few words
first stage of the level-2 procedure, known as feature extraction, attempts to reduce basic
kHz) it is necessary to use the full granularity of the detector and complex algorithms. The
In order to make substantial reductions in the nigger rate after level 1 (level·1 rate ~ 100
Introduction
6. Level-1 — Level-2 Interface
updated as our ideas evolve.
informal review document [55] will be produced which can be regularly expanded and
catalyse more discussion of timing issues among specialists in different R&D groups, an
specialists studying bunch phase modulation and other synchronisation matters. In order to
We shall strengthen our links with other front—end electronics teams and the LHC machine
their beam tests of an element of the 'l`RDfl`racker equipped with ASIC electronics.
supplying a small—scale prototype timing, nigger and control distribution system to RD6 for
a first implementation of the timing receiver ASIC. We shall study the possibility of
collaboration with our microelectronics colleagues and, if funding permits, proceed towards
extemal interfaces, transmission protocols and receiver architecture. We shall continue
We plan to advance our timing system simulation studies and refine our definitions of the
serializer.
15 to 25 ns operation and develop a first prototype of the B Channel VMEbus synchronous
stability and synchronisation procedure issues, complete the conversion of our system from
subsystem prototype being developed in RD12. We shall also continue our study of timing
very high radiation level. If these trials are successful, we shall integrate them in the
We shall include devices coupled to monomode fibre which may be called for in areas of
laser gate arrays, or other appropriate optoelectronic devices which may come to market.
During the second year of the project we plan to pursue our evaluation of new laser diodes,
Future plans
modelling of complete front-end data acquisition and timing systems.
expected will eventually be able to generate VHDL and permit the comprehensive
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have to be addressed at a later stage in the project are the allocation of level-2 global
RD27 note [56]. This shows that other problems on level-l/level-2 communications which
A more detailed description of the interactions between level—l and level-2 are given in an
information to the requisite places. This is illustrated in outline in Figure 40.
from data available in the level-l system (the ROI builder) and to distribute that
the information required at level 2, to design a mechanism to generate that information
allocated to handle a particular event. The major problem to be addressed is to determine
concemed. In addition, a summary of all ROIs has to be sent to the global level-2 processor
must be collected, translated to suit the level-2 processors, and sent to the processors
As ROI information originates from different components of the level—l trigger system, it
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the feature extraction processors and to initiate the process.
In either case, a mechanism is needed to select the correct data for analysis, to transfer it to
level-2 buffers and "routed" to the feature extractors.
the buffers to "local processors"; for the systolic option, the data are intercepted before the
decision. In the "asynchronous" option, the data for feature extraction are transferred from
detector into a set of level-2 buffers where the data are stored until after the level-2
In both cases, a level-l trigger initiates the transfer of data from the front end of each sub
from a tighter time constraint for the systolic option, both require similar ROI information.
Two models are proposed for level-2 operations - asynchronous and systolic — and, apart
Level-]/level-2 communications problems addressed in RD27
granularity and at a rate of up to 100 kl-lz is unlikely to be an economic proposition.
In comparison with the use of ROIs, the analysis of all the data from the detector at full
threshold information may be particularly important for level-2 topology triggers.
Level 2 does not necessarily imply significant extra hardware inside level 1. This multi
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purpose. This required a data source and a VME-CPU where the data source provided data
As a first stage we looked to see if a programmable machine could be suitable for the
expand it towards the final system.
In order to develop the ROI builder we intend to start with a basic demonstrator and to
Present demonstrator programme
compacted into one record with common information appearing only once.
The global processor can be provided with the same information as the local processors but
Information required by level-2 global processors
processors but at this stage we should aim to provide the full set.
It is not clear whether all the information listed above is required by the level-2 local
type; information (threshold pattem, energy sum); T] — tp and local processor address.
a particular event: event identifier; global processor address; trigger type; level-1 feature
The following information can be provided to each local processor which has to operate on
information required by level-2 local processors
BCID.
This provides the level-2 global processor number together with the event number and
ROI information from the level-2 trigger supervisor
This provides the event trigger mask together with the event number and BCID.
ROI information from central trigger system
with the event number and BCID.
other information. The declustered infomation will be passed to the ROI builder together
different threshold levels. These maps will need to be declustered before combining with
The information available directly from the calorimeter system is in the form of hit maps at
ROI information from calorimeter trigger systems
which is used to synchronise the data with the other sources and for error checking.
information in the data block is the event number and bunch-crossing identifier (BCID)
the T] — 4) of the track found, its momentum threshold pattern and sign. Additional
which contains information on up to four regions of interest. The information for an ROI is
the ROI builder by a FIFO. The data format is fixed and compressed into a long word
Muon information is sent on receipt of level-1 trigger accept and is buffered at the input to
ROI information from the muon system
combined and processed in the ROI builder.
system, the central trigger system and the level-2 trigger supervisor. These must be
Information for the ROI builder comes from four sources: the muon system; the calorimeter
ROI data definitionfor level 2
builder as we consider it the most challenging of the inter-communication tasks.
prevent the overflow of buffers at level 2. At this stage we are concerned with the ROI
processors, error reporting and handling in the level-2 system and a "throttle" control to
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advantage.
programmable devices where the flexibility of a programmable algorithm could be an
first result indicates to us that the task of ROI building could be handled with
somewhat in excess of the 10 us limit implied by a 100 kHz trigger rate. Nevertheless, this
Measurements with a logic analyser show that the duration of the procedure is about 16 tts
output register.
the stop time is the arrival of the last word of the global processor ROI record in the VSB
time of an event is taken as the arrival time of the first word at the input of the DSP board;
A program has been written in DSP56001 assembler code to perform these tasks. The start
form ROI record for global processor
form ROI records for local processors
unpack muon ROI information
i-¤“~ • copy trigger mask to all ROIs
copy global processor address to all ROIs
data consistency check and initiates error mechanism if mismatch
The CPU performs the following tasks:
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demonstrator is shown in Figure 41.
at an input rate of 30 Mwords/s limited by the FIFO. A block diagram of the ROI builder
supplies data in the form of twelve 16-bit words to a FIFO at the front end of the DSP board
reasonable boundary values and downloaded to the function generator. The generator
data to ROI data. The muon input data were generated on a Monte Carlo basis within
containing a Motorola 56001, measurements have been made of the time to convert muon
Using an arbitrary function generator (AFG) as the data source and an existing DSP board
from the level-2 trigger supervisor.
the u·igger mask data from the central processor and the event global processor address
ROIs. The additional information which must be correlated with the muon information is
data, arrive randomly at a mean rate of 100 kHz and that each nigger can contain up to four
using these data. The basic parameters in the test are that triggers, and therefore muon ROI
As the ROI data from the muon system is relatively well defined, the initial tests were made
format the data into ROIs suitable for transmission to level 2.
in the appropriate form and thc processor had to perform the necessary manipulations to
_ 62 OCR Output
studies of data-transfer techniques using high—speed links and zero suppression
further design studies of calorimeter triggers and beam tests of prototypes; detailed
more detailed design studies for a iirst—level nigger system
We propose the following milestones for the next year of the project:
8. Suggested Milestones
Suggested milestones for the second year of the RD27 project are listed below.
used in detector R&D projects.
Microelectronics Group, to develop a demonstrator timing receiver ASIC which could be
jitter of less than 100 ps. We plan to extend this work and, in conjunction with CERN ECP
broadcasting them optically to 1024 receivers per laser transmitter with a recovered clock
demonstrated the capability of time-division multiplexing the required signals and
Jointly with RD12 we have studied systems for timing, trigger and control distribution and
using custom circuits may be appropriate at a later stage.
designs for key components using field-programmable gate arrays. An implementation
more detail in the coming year. In addition to modelling using VHDL, we will evaluate
We have made an outline design for the central trigger processor which we plan to study in
are also studying the feasibility of a level-l muon trigger based on drift chambers.
first-prototype trigger system is in preparation for beam tests with RD5 later this year. We
We have made detailed design studies for a muon trigger based on RPC detectors and a
processor.
work is required to master technical issues such as data transmission into the trigger
reasonably compact, occupying only a few electronic crates. However, further development
prototypes. The design studies suggest that the calorimeter trigger electronics can be made
successfully evaluated in real time in test beams with the Accordion and TGT calorimeter
simulation to evaluate algorithms. A first-prototype calorimeter trigger processor has been
We have made detailed design studies for calorimeter trigger processors, using physics
systems.
first-level trigger system, including its interaction with the level-2 trigger and the front-end
During the frst year of the RD27 project we have developed a detailed outline design of a
7. Conclusions
connection to the level-2 processor system.
a full experiment, i.e. combining the calorimeter and muon systems and implementing the
where the task allows it. We intend to develop a design adequate to master ROI building in
modules. An architecture including direct data links opens the possibility of parallelisation _ ;
At the same time we shall investigate up-to—date processor hardware on new demonstrator
parallel system.
a declustering algorithm to operate directly on data from the clustering crates in the bit
initially we shall use declustered data from the calorimeter. Following this we shall develop
The next stage is to implement ROI building for a bit—parallel calorimeter trigger where
Future work
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be done jointly with RD12 and the ECP microelectronics group, we require 100 kSFR.
In addition, for the development of a timing, trigger and control receiver ASIC, which will
and require the construction of demonstrator prototypes.
that work on the central trigger processor will move beyond the design phase during 1994,
trigger and control distribution. In making this request, we have taken into account the fact
trigger processor development, and on component and system prototyping for timing,
the level of 100 kSFR in 1994. This covers the CERN activities both on the level-1 central
In order to continue our initial programme of work we will require funding from CERN at
J., 10. Funding
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The areas of responsibility of the participating groups are summarised in the following
9. Division of Work
demonsuator prototypes
design studies for the leve1—1 - level-2 trigger interface and development of
prototypes based on field—programmable gate arrays
design studies for a central leve1—1 nigger processor and development of demonstrator
fabrication of demonstrator chips
collaboration with CERN ECP/MIC and Padua University/INFN; if funding permits,
distribution (with RD12). Specification of ASIC implementation of timing receiver in
continued development of system components for timing, trigger and control
identification in a large-area system; beam tests of a muon trigger prototype
further design studies of muon triggers, addressing the issue of bunch-crossing
- 64 OCR Output
Level Electron/photon Trigger.
RD27 note 13, August 1993: A. Watson, Physics Simulation Studies of the First
Trigger Processor. CERN Beam Tests - November 1992.
RD27 note 12, August 1993: R.E. Carney, The Level-1 Bit-Parallel Electromagnetic
identification for the level-1 trigger.
RD27 note 11, July 1993: I. Brawn, Preliminary investigations into bunch—crossing
RD27 note 10, June 1993: V. Perera, Crate/Readout Controller (ROC).
the first-level trigger for LHC experiments.
RD27 note 9, June 1993: J-P. Vanuxem and H. Wendler, Central trigger processor for
Large Hadron Collider.
RD27 note 8, April 1993: V. Perera, A tirst-level calorimeter trigger processor for the
RD27 note 7, March 1993: N. Ellis, Ideas for a local/global level-2 trigger system.
for an LHC detector.
RD27 note 6, January 1993: C. Bohm et al, A bit-serial first-level calorimeter trigger
for the LHC.
RD27 note 5, November 1992: V. Perera et al, First level calorimeter trigger system
RD27 note 4, October 1992: N. Ellis, Level-1 and Level-2 triggering at LHC.
system for LHC detector timing and control signals.
RD27 note 3, December 1992: B.G. Taylor, Multichannel optical fibre distribution
electromagnetic cluster trigger for LHC.
RD27 note 2, October 1992: J. Garvey et al., A calorimeter—based level-one
RD27 note 1, October 1992: N. Ellis, Level-1 and Level-2 triggering at LHC.
12. RD27 notes
26-30 April, 1993, to be published in NTM.
Apparatus For High Energy Particle Physics and Astrophysics, S. Miniato, Tuscany,
LHC", presented by S. Veneziano at the 5th Topical Seminar on Experimental
E. Petrolo and S. Veneziano : "Use of GaAs circuits for first level muon triggering at
Florida, USA, 25-31 October 1992.
the LHC. Presented by V. Perera at IEEE Nuclear Science Symposium, Orlando,
Garvey, P. Jovanovic, R. Staley, A. Watson, First level calorimeter trigger system for
E. Eisenhandler, N. Gee, A. Gillman, V. Perera, S. Quinton, N. Ellis, I. Femsome, J.
Calorimetry in HEP, Corpus Christi, Texas, USA, 29 September - 2 October 1992.
N. Ellis, Level-1 and level-2 triggering at LHC. Presented at 3rd Int. Conf. on
Orlando, USA, 25-31 October 1992, pp. 492-494.
Timing and Control Signals, Conf. Record IEEE Nuclear Science Symposium,
B.G. Taylor, Multichannel Optical Fiber Distribution System for LHC Detector
213.
cnc clcctromagnctic cluster trigger for LHC. Proc. CHEP92, CERN 92-07 pp. 210

- 66 .. OCR Output
EEE Trans. Communications, Vol. 30, 1982, pp. 2228-2241.
[39] Ascheid, G. and Meyr, H., "Cycle Slips in Phase-Locked Loops: A Tutorial Survey",
London, 5-6 September 1989, pp. 143-175.
[38] Taylor, B.G., "Developing for the Macintosh N uBus", Proc. Eurobus/89 Conference,
House, 1989, Chapter 8.1 - Wander in Fiber Optic Transmission Systems.
[37] Trischitta, P.R. and Varma, E.L., "Jitter in Digital Transmission Systems", Artech
Trigger for LHC Experiments", RD27 note 9, June 1993.
[36] Vanuxem, J.-P. and Wendler, H., "Central Trigger Processor for the First—Leve1
Chapter 4 - Clock Recovery.
[35] Takasaki, Y., "Digital Transmission Design and Jitter Analysis", Artech House, 1991,
EEE Spectrum, Vol. 30, 1993, p. 8.
[34] Bell, T.E. et al, "Innovations: Parallel, circular beam shines from solid-state laser",
EEE/OSA J. Lightwave Technology, Vol. 10, 1992, pp. 811-827.
[33] Nordin, R.A. et al, "A Systems Perspective on Digital Interconnection Technology",
1992, pp. 1131-1138.
Tightly Folded Resonator Configuration", IEEE J. Quantum Electronics, Vol. 28,
[32] Baer, T.M. et al, “Performance of Diode-Pumped Nd:YAG and Nd:YLF Lasers in a
1993, CERN SL/93-20 (DI).
presented at 1993 Particle Accelerator Conference, Washington DC, USA, 17-20 May
[31] Boussard, D. and Onillon, E., "Damping of Phase Errors at Injection in the LHC",
over a Monomode Fibre-optic Link", Electron. Lett., Vol. 22, 1986, pp. 868-869.
[30] Peschardt, E. and Sladen, J.P.H., "Transmission of a Stabilised RF Phase Reference
Conference on Communications (ICC '93), Geneva, Switzerland, 23-26 May 1993.
[29] Shumate, P.W., "Fiber to the Home", Tutorial presented at EEE International
Orlando, USA, 25-31 October 1992, pp. 492-494.
Timing and Control Signals", Conf. Record IEEE Nuclear Science Symposium,
[28] Taylor, B.G., "Mu1tichannel Optical Fiber Distribution System for LHC Detector
[27] Potter, K., Private communication.
[26] Cittolin, S., Private communication, June 1993.
for LHC experiments", RD27 note 9.
[25] Vanuxem, J.-P. and Wendler, H., "Central trigger processor for the first-level trigger
Mexico, USA, November 2-9, 1991.
Hamburg", presented at the IEEE Nuclear Science Symposium, Santa Fe, New
the H1 experiment on the Hadron Electron Ring Accelerator (I-ERA) at DESY,
Dowdell, J. et al, "Fast pipelined trigger processors for the forward muon chambers of
Proc. CI-EP92, CERN 92-07 » PP. 218-221.
[24] Ahmed, T. et al, "A pipelined tirst—1evel forward-muon drift-chamber trigger for H1",
Ferrari, A., Private communication.[23]
preparation.
OCR Output[22] Nisati, A., "Leve1-1 muon trigger in the ATLAS experiment", ATLAS note in


